



# **CoreExpress<sup>®</sup>-ECO**

# **CoreExpress Module**

# **Technical Manual**



TME-CEM-ECO-R2V2.doc Revision 2.2 / September 10 © LIPPERT Embedded Computers GmbH Hans-Thoma-Str. 11 D-68163 Mannheim http://www.lippertembedded.com/

# Technical Manual CoreExpress-ECO

LiPPERT Document: TME-CEM-ECO-R2V2.doc Revision 2.2 Copyright © 2008-2009 LiPPERT Embedded Computers GmbH. All rights reserved. Contents and specifications within this manual are subject of change without notice.

# Trademarks

MS-DOS, Windows, Windows 95, Windows 98, Windows NT and Windows XP are trademarks of Microsoft Corporation. PS/2 is a trademark of International Business Machines, Inc. Intel and Intel Atom are trademarks of Intel Corporation. All other trademarks appearing in this document are the property of their respective owners.

# Table of Contents

1	Overview	1
1.1	Introduction	1
	Features	1
	Block Diagram	2
1.2	Compatibility to SFF-SIG CoreExpress specification	3
1.3	Ordering Information	4
	CoreExpress-ECO Models	4
	Accessories	4
1.4	Specifications	5
	Electrical Specifications	5
	Environmental Specifications	5
	MTBF	5
	Mechanical	6
2	Getting Started	7
2.1	Module View	7
2.2	Mechanical View	8
2.3	Mounting	9
2.4	Hardware Setup	10
3	Module Description	11
3.1	Processor	11
	Major Features1	1
3.2	System Controller Hub	11
	Processor Interface1	2
	System Memory Controller1	2
	USB Client1	3
	PCI Express1	3
	LPC Interface1	3
	Parallel ATA (PATA)1	3
	Intel Graphics Media Accelerator 5001	3
	Graphics1	3
	Video1	3

	Display Interfaces
	LVDS13
	Serial DVO (SDVO) Display13
	Secure Digital I/O (SDIO) / Multimedia Card (MMC) Controller14
	SMBus Host Controller14
	Intel High Definition Audio (Intel <sup>®</sup> HD Audio) Controller
	Power Management14
3.3	LEMT Functions
4	CoreExpress Connector 16
4.1	Pin Assignment
4.2	Pin Description
	Power and Ground Signal Pins22
	External Battery22
	PCI-Express Lanes
	SDVO
	LVDS
	Backlight25
	PATA Port25
	USB Ports
	SDIO Port
	High Definition Audio Interface
	Low Pin Count Bus
	System Management Bus
	Miscellaneous signals
5	Design Guidelines 33
5.1	General Routing Guidelines
5.2	General Notes
5.3	PCI-Express
5.4	SDVO
5.5	SDIO
5.6	LVDS
	LVDS CLK and Data Signals
	LVDS Control Bus Signals
	LVDS data timing35

	LVDS data mapping	36
5.7	USB 2.0	37
5.8	ΡΑΤΑ	37
5.9	HD-Audio	37
5.10	SMBus	37
5.11	LPC Bus	37
5.12	PCI IRQ Routing	38
5.13	Restricted Areas	38
6	Using the Module	39
6.1	BIOS	39
	Setup	39
	Initialize BIOS at first startup	39
	Booting from alternative device	10
	BIOS Screens	11
6.2	Drivers	45
7	Address Maps	46
7 7.1	Address Maps Memory Address Map	
-	•	46
7.1	Memory Address Map	46 46
7.1 7.2	Memory Address Map	46 46
7.1 7.2 7.3	Memory Address Map I/O Address Map Interrupts	46 46 47
<ul><li>7.1</li><li>7.2</li><li>7.3</li><li>7.4</li></ul>	Memory Address Map I /O Address Map Interrupts DMA Channels	46 46 47 47 48
<ul> <li>7.1</li> <li>7.2</li> <li>7.3</li> <li>7.4</li> <li>8</li> </ul>	Memory Address Map I/O Address Map Interrupts DMA Channels Timings	46 46 47 47 48 48
<ul> <li>7.1</li> <li>7.2</li> <li>7.3</li> <li>7.4</li> <li>8</li> <li>8.1</li> </ul>	Memory Address Map I /O Address Map Interrupts DMA Channels Timings Start-Up	46 46 47 47 48 48 48
<ul> <li>7.1</li> <li>7.2</li> <li>7.3</li> <li>7.4</li> <li>8</li> <li>8.1</li> <li>8.2</li> <li>8.3</li> </ul>	Memory Address Map I/O Address Map Interrupts DMA Channels Timings Start-Up Wake-Up	46 46 47 47 48 48 48
7.1 7.2 7.3 7.4 8.1 8.2 8.3 Con	Memory Address Map I/O Address Map Interrupts DMA Channels Timings Start-Up Wake-Up Reset	46 46 47 47 48 48 49 49
7.1 7.2 7.3 7.4 8 8.1 8.2 8.3 Con Get	Memory Address Map I/O Address Map Interrupts DMA Channels Timings Start-Up Wake-Up Reset tact Information	46 46 47 47 48 48 49 49 49 A

# 1 Overview

# 1.1 Introduction

The CoreExpress-ECO is an all-in-one CPU module. The system's main memory is soldered down on the board, providing 2Gbyte, 1Gbyte or 512 Mbyte DDR2 SDRAM. Other features are two PCI-Express x1 lanes, eight USB 2.0 compliant ports, SDVO interface, High Definition Audio port, PATA interface, SD/SDIO/MMC interface, LPC Bus, SMB Bus and LVDS interface with backlight control. All interfaces are located on the high pin count module connector.

At the core of the board works the Intel<sup>®</sup> Atom<sup>™</sup> processor at 1.6 GHz or 1.1 GHz together with the Intel<sup>®</sup> System Controller Hub chipset featuring a high performance graphics controller with 2D and 3D support. All different kinds of display interfaces like VGA, DVI, HDMI can be realized using the SDVO port and external transmitters. TFT-Panels can be handled via 24 Bit LVDS. The 64 Bit wide memory controller is integrated in the chipset providing low latency and an operating frequency of up to 266 MHz, 533 MT/S for DDR2 (Double Data Rate).

The Intel<sup>®</sup> System Controller Hub chipset provides the basic PC infrastructure of the board. and incorporates many I/O functions. The device contains state-of-the-art power management that enables systems to significantly reduce power consumption.

The module comes with an integrated microcontroller that implements LiPPERT Enhanced Management Technology (LEMT) functions. Among other things, these functions are all for condition monitoring of the device.

# Features

# CPU

• Intel Atom 1.6 GHz or 1.1 GHz

# Main Memory

•	Standard versions:	2 GByte of soldered DDR2 SDRAM	
		1 GByte of soldered DDR2 SDRAM	
		512 MByte of soldered DDR2 SDRAM	

# Chipset

Intel System Controller Hub

# Extension slots

· CoreExpress<sup>™</sup> module connector


# Interfaces

- 2 x PCI-Express x1 lanes
- ATA/ATAPI-6 EIDE (Ultra DMA/100)
- 8 x USB 2.0 ports
- USB port 2 can work as USB client
- LowPinCount Bus
- System Management Bus
- Intel High Definition Audio Interface
- SDVO port
- · 24 Bit LVDS for displays
- · backlight control signals
- SD/SDIO/MMC 4 Bit interface

# **Other Features**

- Onboard Microcontroller with LEMT (Lippert Enhanced Management Technology)
- Onboard Power supply for all necessary voltages
- Single 5 V power supply

# Block Diagram



# 1.2 Compatibility to SFF-SIG CoreExpress specification

The CoreExpress-ECO was developed in accordance with the original CoreExpress specification, defined and introduced by LiPPERT Embedded Computers in 2008.

In 2009 LiPPERT Embedded Computers decided to make the CoreExpress specification into an open standard under control of SFF-SIG. This move should give other companies the opportunity to design their own CoreExpress modules, enabling customer advantages due to improved availability and a broader spectrum of CoreExpress modules.

A new CoreExpress specificaton was finally adopted by the SFF-SIG as an open standard in March 2010.

During the adoption process the CoreEpxress specification has been revised by a joint technical working group. It suggested several improvements to the original specification, to cover future CPUs and chipsets from different silicon vendors. Changes proposed concerned the functionality of some pins of the CoreExpress connector resulting in minor pin function differences. These differences only affect the pins used for the IDE port, which originally has been an alternative pin usage to the SATA interface.

The SFF-SIG CoreEpress specification disposed of the alternative IDE port; it only uses the SATA interface.

The affected pins are marked in the pin assignment section of this manual.

Some other changes to the original specification refer to interfaces or pins not used by CoreExpress-ECO anyway, thus having no effect on existing custom carrier boards.

Consequently, there should be no compatibility issues for customer who already designed CoreExpress-ECO baseboards, provided they do not use the IDE ports.

# 1.3 Ordering Information

# **CoreExpress-ECO Models**

Order number	Description
813-0002-10	CoreExpress-ECO module with Intel <sup>®</sup> Atom <sup>™™</sup> Z530 processor (1.6 GHz) and 1GB DDR2 RAM onboard. Operating temperature range: -20°C +60°C
813-0004-10	CoreExpress-ECO module with Intel <sup>®</sup> Atom <sup>™™</sup> Z510 processor (1.1 GHz) and 1GB DDR2 RAM onboard Operating temperature range: -20°C +60°C
913-0002-10	CoreExpress-ECO module with Intel <sup>®</sup> Atom <sup>™</sup> Z530 processor (1.6 GHz) and 1GB DDR2 RAM onboard. Operating temperature range: -40°C +85°C
913-0004-10 CoreExpress-ECO module with Intel <sup>®</sup> Atom <sup>™</sup> Z510 processor (1.1 GHz) ar DDR2 RAM onboard. Operating temperature range: -40°C +85°C	
Note:	Custom combinations of processor and memory are possible. Minimum order quantities are required. Contact LiPPERT's Sales Team at sales@lippertembedded.com

# Accessories

There are accessories available for CoreExpress-ECO. Please check their availability before ordering.

Order number	Description
865-0020-10	Heat sink, passive, CoreExpress-ECO
808-0005-10	CoreExpress-ECO Evaluation Kit with CoreExpress-ECO module (1.6GHz, 1GB RAM), EPIC CoreExpress-ECO carrier and pre-installed Windows XP Embedded Evaluation Version BSP (on CFD).
808-0006-10	CoreExpress-ECO Evaluation Kit with CoreExpress-ECO module (1.6GHz, 1GB RAM), EPIC CoreExpress-ECO carrier and pre-installed Linux BSP (on CFD).

# 1.4 Specifications

# **Electrical Specifications**

Supply voltage	+5 V DC
Rise time	< 10 ms
Supply voltage ripple	± 3%
Inrush current	typ. 1 A
Supply	5 V
Z530 CPU (1.6 GHz):	max. 6.75 W, depending on operating system typ. 5 W.
Z510 CPU (1.1 GHz):	max. 6.25 W, depending on operating system typ. 4.5 W.
Battery voltage (BAT_IN)	+2.5 to +3.6 V DC
Battery current (BAT_IN)	5 μA (typically)

# **Environmental Specifications**

# **Operating**:

Temperature range	-20 °C 60 °C (standard version)		
	-40 °C 85 °C (extended version)		
Temperature change	max. 10K / 30 minutes		
Humidity (relative)	10 90 % (non-condensing)		
Pressure	450 1100 hPa		

# Non-Operating/Storage/Transport:

Temperature range	-40 °C 85 °C
Temperature change	max. 10K / 30 minutes
Humidity (relative)	5 95 % (non-condensing)
Pressure	450 1100 hPa

# MTBF

MTBF at 25°C 340.709 hours

In order to perform a failure rate assessment, several assumptions have to be made to minimize the complexity of the analysis.

Basis for the calculation was "Parts-Stress" method according to MIL-HDBK-217 F Notice 2. Although this method requires stress values for all components, mean stress values have been used.

Environmental factor "Ground Benign" according to MIL-HDBK-217 has been used as well as an environmental temperature of 25 °C.

Failure rate of mechanical components (screws, chassis, etc) is negligible.

Mechanical	
Dimensions (LxW)	65 mm x 58 mm
Height	max. 2.1 mm on topside above PCB
	max. 4.2 mm on bottom side below PCB
Weight	28 grams
Mounting	4 mounting holes for PCB, recommended diameter 2.2 mm, recommended pad size of the mounting hole or clearance around the mounting hole 5.00 mm


# 2 Getting Started

# 2.1 Module View

Тор




Bottom




# 2.2 Mechanical View

Top (all dimensions are in mm)



Bottom




# 2.3 Mounting

The module is mounted on a baseboard by using metric spacers M2 male with the matching length of the baseboard connector. The standard length is 5.00 mm, optional 8.00 mm.


Caution	For mounting the module hold it in parallel above the baseboard connector and press it down gently into the baseboard connector. Use four M2 screws with a length of 6 mm (assuming a baseboard thickness of 1.6 mm) to fix the module by screwing from below the baseboard.
Caution	For dismounting the module, release the mounting screws and pull out the module gently from the baseboard connector. Do not bend the module to left or right. This might damage the module or baseboard connector.

# 2.4 Hardware Setup



Use the starter kit's EPIC carrier together with the CoreExpress-ECO module to connect a display device. Connect USB keyboard and mouse, respectively. Use the 40-wire/44-wire cable to connect the harddisk. Make sure that the pins match their counterparts correctly and are not twisted. If you plan to use additional other peripherals, now is the time to connect them, too.

Connect a 5 volt power supply to the power connector of the baseboard and switch the power on.



The display shows the BIOS messages. If you want to change the standard BIOS settings, press <DEL> at startup to enter the BIOS menu.

If you need to load the BIOS default values, press the <Insert> key during startup. This forces the BIOS to load the factory settings from FlashPROM.

CoreExpress-ECO boots from CD drives, USB floppy, USB stick, or harddisk. Provided that any of these is connected and contains a valid operating system image, the display should show the boot screen of your operating system.



**Note** Not all USB devices are suitable to boot the CoreExpress-ECO from. If there are problems, please use another device from another manufacturer.

# **3 Module Description**

# 3.1 Processor

The Atom processor is built on 45-nanometer process technology — the first generation of low-power IA-32 microarchitecture. The Atom supports the Intel System Controller Hub chipset, a single-chip component design for low-power, System Controller Hub (SCH).

# Major Features

The following list provides some of the key features on this processor:

- New single-core processor for mobile devices with enhanced performance
- On die, primary 32-kB instructions cache and 24-kB write-back data cache
- 100-MHz and 133-MHz Source-Synchronous front side bus (FSB)
- Supports Hyper-Threading Technology 2-threads
- On die 512-kB, 8-way L2 cache
- Support for IA 32-bit and Intel<sup>®</sup> 64 architecture
- Intel<sup>®</sup> Virtualization Technology (Intel<sup>®</sup> VT)
- · Streaming SIMD Extensions 2 and 3 (SSE2 and SSE3) support
- · Supports new CMOS FSB signaling for reduced power
- Micro-FCBGA8 packaging technologies
- Thermal management support via TM1 and TM2
- · FSB Lane Reversal for flexible routing
- Supports C0/C1(e)/C2(e)/C4(e)
- New C6 Deep Power Down Technology
- L2 Dynamic Cache Sizing
- New Split-VTT support for lowest processor power state
- Advanced power management features including Enhanced Intel®SpeedStep<sup>®</sup> Technology
- · Execute Disable Bit support for enhanced security

# 3.2 System Controller Hub

The System Controller Hub (SCH) is designed for use with Atom processor-based platforms. The SCH connects directly to the processor. It incorporates a variety of PCI functions:

- Host Bridge
- Integrated Graphics and Video Device
- USB Client
- Intel<sup>®</sup> High Definition Audio (Intel<sup>®</sup> HD Audio) Controller
- PCI Express Port 1
- PCI Express Port 2
- · USB Classic UHCI Controller 1
- · USB Classic UHCI Controller 2
- · USB Classic UHCI Controller 3
- · USB2 EHCI Controller

- SDIO/MMC Port
- LPC Interface
- PATA Controller

# Processor Interface

The System Controller Hub supports the Atom processor subset of the Enhanced Mode Scalable Bus Protocol, and implements a low-power CMOS bus. The SCH supports a single bus agent with FSB data rates of 400 MT/s and 533 MT/s. Its features include:

- Atom processor support
- CMOS frontside bus signaling for reduced power
- 400 MT/s or 533 MT/s data rate operation
- 64-Byte cache-line size
- 64-bit data bus, 32-bit address bus
- · Supports one physical processor attachment with up to two logical processors
- · 16 deep IOQ
- 1 deep defer queue
- FSB interrupt delivery
- Power-saving sideband control (DPWR#) for enabling/disabling processor data
- input sense amplifiers
- 1.05 V VTT operation

# System Memory Controller

The System Controller Hub integrates a DDR2 memory controller with a single 64-bit wide interface. Only DDR2 memory is supported. The memory controller interface is fully configurable through a set of control registers. Features of the System Controller Hub memory controller include:

- Supports 1.8V DDR2 SDRAM, up to 2 ranks
- Supports 1.5V DDR2 SDRAM, 1 rank only
- Supports 400 MT/s and 533 MT/s data rates
- · Single 64-bit wide channel
- Single command per clock (1-N) operation
- Support for a maximum of 1 GB of DRAM
- One or two rank operation
- Device density support for 512 Mb and 1024 Mb devices
- Device widths of x16
- Aggressive power management to reduce idle power consumption
- Page closing policies to proactively close pages after idle periods
- · No on-die termination (ODT) support
- · Supports non-terminated and board-terminated bus topologies

#### **USB Host**

The System Controller Hub contains three Universal Host Controller Interface (UHCI) USB 1.1 controllers and an Enhanced Host Controller Interface (EHCI) USB 2.0 controller. Portrouting logic on the system controller hub determines which USB controller is used to operate a given USB port.

A total of eight USB ports are supported. All eight of these ports are capable of highspeed data transfers up to 480MB/s, and six of the ports are also capable of full-speed and low-speed signaling. The two high-speed-only USB ports may only be used internally within the system platform.

# **USB** Client

The System Controller Hub supports USB client functionality on port C of the USB interface. This permits the platform to attach to a separate USB host as a peripheral mass storage volume or RNDIS device.

# PCI Express

The System Controller Hub has two PCI Express root ports supporting the PCI Express Base Specification, Revision 1.0a. PCI Express root ports 1–2 can be statically configured as two x1 lanes. Each root port supports 2.5 GB/s bandwidth in each direction. An external graphics device can be used via one of the x1 PCI Express lanes/ports.

# LPC Interface

The System Controller Hub implements an LPC interface as described in the LPC 1.1 Specification. The LPC interface has three PCI-based clock outputs that may be provided to different I/O devices, such as Firmware Hub flash memory or a legacy I/O chip. The LPC\_CLKOUT signals run at 33 MHz frequency and support a total of six loads (two loads per clock pair) with no external buffering.

# Parallel ATA (PATA)

The PATA Host Controller supports three types of data transfers:

- Programmed I/O (PIO): Processor is in control of the data transfer.
- Multi-word DMA (ATA-5): DMA protocol that resembles the DMA on the ISA bus. Allows transfer rates of up to 66MB/s.
- Ultra DMA: Synchronous DMA protocol that redefines signals on the PATA cable to allow both host and target throttling of data and transfer rates up to 100MB/s. Ultra DMA 100/66/33 are supported.

# Intel Graphics Media Accelerator 500

The System Controller Hub provides integrated graphics (2D and 3D) and high-definition video decode capabilities with minimal power consumption.

# Graphics

The highly compact integrated graphic device contains an advanced shader architecture (model 3.0+) that performs pixel shading and vertex shading within a single hardware accelerator. The processing of pixels is deferred until they are determined to be visible, which minimizes access to memory and improves render performance.

# Video

The System Controller Hub supports full hardware acceleration of video decode standards such as H.264, MPEG2, MPEG4, VC1, and WMV9.

# Display Interfaces

The integrated graphic device includes LVDS and Serial DVO display ports permitting simultaneous independent operation of two displays. If external graphics is used instead of the internal graphics device, LVDS and SDVO ports will not function.

# LVDS

The System Controller Hub supports a Low-Voltage Differential Signaling interface that allows the integrated graphic device to communicate directly to an on-board flat-panel display. The LVDS interface supports pixel color depths of 18 and 24 bits.

# Serial DVO (SDVO) Display

The System Controller Hub has a digital display channel capable of driving SDVO adapters (ADD2-N) that provide interfaces to a variety of external display technologies (e.g. DVI, TV-Out, analog CRT). SDVO lane reversal is not supported.

# Secure Digital I/O (SDIO) / Multimedia Card (MMC) Controller

The System Controller Hub contains a SDIO/MMC expansion port used to communicate with a variety of internal or external SDIO and MMC devices. The port supports SDIO Revision 1.1 and MMC Revision 4.0 and is backward-compatible with previous interface specifications.

# **SMBus Host Controller**

The System Controller Hub contains an SMBus host interface that allows the processor to communicate with SMBus slaves. This interface is compatible with most I<sup>2</sup>C devices. The system controller hub SMBus host controller provides a mechanism for the processor to initiate communications with SMBus peripherals (slaves). See System Management Bus (SMBus) Specification, Version 1.0.

# Intel High Definition Audio (Intel<sup>®</sup> HD Audio) Controller

The Intel High Definition Audio Specification defines a digital interface that can be used to attach different types of codecs (such as audio and modem codecs). The HD Audio controller supports up to four audio streams, two in and two out. With the support of multi-channel audio stream, 32-bit sample depth, and sample rate up to 192 kHz, the High Definition Audio (HD Audio) controller provides audio quality that can deliver consumer electronic (CE) levels of audio experience. On the input side, the Intel® System Controller Hub adds support for an array of microphones. The Intel® HD Audio controller uses a set of DMA engines to effectively manage the link bandwidth and support simultaneous independent streams on the link. The capability enables new exciting usage models with HD Audio (e.g., listening to music while playing a multi-player game on the Internet.) The HD Audio controller also supports isochronous data transfers allowing glitch-free audio to the system.



The HDA audio controller does not support standard AC97 codec devices on baseboard. A baseboard design must use a HDA audio codec.

# **Power Management**

The System Controller Hub contains a mechanism to allow flexible configuration of various device maintenance routines as well as power management functions such as enhanced clock control and low-power state transitions (e.g., Suspend-to-RAM and Suspend-to-Disk). A hardware-based thermal management circuit permits software-independent entrance to low-power states. The system controller hub contains full support for the Advanced Configuration and Power Interface (ACPI) Specification, Revision 3.0.

# **3.3 LEMT Functions**

The onboard Microcontroller implements power sequencing and LEMT (LiPPERT Enhanced Management Technology) functionality. The microcontroller communicates via the System Management Bus with the CPU/Chipset. The following functions are implemented:

- Total operating hours counter Counts the number of hours the module has been run in minutes.
- On-time minutes counter Counts the seconds since last system start.
- Temperature monitoring of CPU and Board temperature Min. and max. temperature values of CPU and board are stored in flash.
- Power cycles counter
- Watchdog Timer
   Set / Reset / Disable Watchdog Timer.
- System Restart Cause
   Power loss / Watchdog / External Reset.
- Fail-Safe-BIOS Support In case of a Boot failure, hardware signals tells external logic to boot from a Fail-Safe-BIOS.
- Flash area
   1kB Flash area for customer data
- Protected Flash area
   128 Bytes for Keys, ID's, etc. can stored in a write- and clear-protectable region.
- Manufacturing information
   Part number / Serial number / BIOS version / Test date

# 4 CoreExpress Connector

# 4.1 Pin Assignment

The CoreExpress connector holds all interface signals to be used on the baseboard. Due to the available chipset interfaces CoreExpress-ECO supports only a subset of the CoreExpress specification. All unused signal are marked as *reserved for future use* in this list. The systems designer must not connect any signal to those pins, other than for the purpose stated in the CoreExpress specification.

Pin#	Signal Name	Bus	Voltage Level	Diff. Sig.
A1	GND	POWER	OV	no
A2	PCIE_TXAn	PCIExpress	AC coupled	yes
A3	PCIE_TXAp	PCIExpress	AC coupled	yes
A4	PCIE_CLKAn	PCIExpress	3.3V	yes
A5	PCIE_CLKAp	PCIExpress	3.3V	yes
A6	GND	POWER	OV	no
A7	PCIE_TXBn	PCIExpress	AC coupled	yes
A8	PCIE_TXBp	PCIExpress	AC coupled	yes
A9	reserved for future use			
A10	reserved for future use			
A11	GND	POWER	OV	no
A12	reserved for future use			
A13	reserved for future use			
A14	reserved for future use			
A15	reserved for future use			
A16	GND	POWER	OV	no
A17	CLKREQA#	PCIExpress	3.3V	no
A18	reserved for future use			
A19	SDVOB_CLK#	SDVO	AC coupled	yes
A20	SDVOB_CLK	SDVO	AC coupled	yes
A21	GND	POWER	OV	no
A22	SDVOB_GREEN	SDVO	AC coupled	yes
A23	SDVOB_GREEN#	SDVO	AC coupled	yes
A24	SDVOB_TVCLKIN#	SDVO	AC coupled	yes
A25	SDVOB_TVCLKIN	SDVO	AC coupled	yes
A26	GND	POWER	OV	no
A27	SDVOB_RED	SDVO	AC coupled	yes
A28	SDVOB_RED#	SDVO	AC coupled	yes
A29	LA_DATA0p	LVDS	Low voltage	yes
A30	LA_DATA0n	LVDS	Low voltage	yes
A31	GND	POWER	OV	no
A32	LA_DATA2p	LVDS	Low voltage	yes
A33	LA_DATA2n	LVDS	Low voltage	yes

Connector Type: TYCO 3-6318490-6 or equivalent

Pin#	Signal Name	Bus	Voltage Level	Diff. Sig.
A34	LA_DATA3p	LVDS	Low voltage	yes
A35	LA_DATA3n	LVDS	Low voltage	yes
A36	GND	POWER	OV	no
A37	L_DDC_DATA	LVDS	3.3V	no
A38	L_DDC_CLK	LVDS	3.3V	no
A39	USB_Ap	USB2.0	Low voltage	yes
A40	USB_An	USB2.0	Low voltage	yes
A41	GND	POWER	OV	no
A42	USB_Cp	USB2.0	Low voltage	yes
A43	USB_Cn	USB2.0	Low voltage	yes
A44	USB_Ep	USB2.0	Low voltage	yes
A45	USB_En	USB2.0	Low voltage	yes
A46	GND	POWER	OV	no
A47	USB_Gp	USB2.0	Low voltage	yes
A48	USB_Gn	USB2.0	Low voltage	yes
A49	USB_A/B_OC#	USB2.0	3.3V	no
A50	USB_E/F_OC#	USB2.0	3.3V	no
A51	GND	POWER	OV	no
A52	reserved for future use			
A53	reserved for future use			
A54	reserved for future use			
A55	reserved for future use			
A56	SMB_CLK	SMB	3.3V	no
A57	SMB_DATA	SMB	3.3V	no
A58	SMB_ALERT#	SMB	3.3V	no
A59	reserved for future use			
A60	GND	POWER	OV	no
A61	IDE_PDD3	IDE	3.3V-5V tol.	no
A62	IDE_PDA0	IDE	3.3V-5V tol.	no
A63	IDE_PDA2	IDE	3.3V-5V tol.	no
A64	IDE_PDD8	IDE	3.3V-5V tol.	no
A65	IDE_PDDREQ	IDE	3.3V-5V tol.	no
A66	IDE_PDA1	IDE	3.3V-5V tol.	no
A67	IDE_PDD13	IDE	3.3V-5V tol.	no
A68	IDE_PDD1	IDE	3.3V-5V tol.	no
A69	INT_IRQ14	IDE	3.3V-5V tol.	no
A70	GND	POWER	OV	no
A71	IDE_PDD11	IDE	3.3V-5V tol.	no
A72	IDE_PDD5	IDE	3.3V-5V tol.	no
A73	IDE_PDIOR#	IDE	3.3V-5V tol.	no
A74	IDE_PDD14	IDE	3.3V-5V tol.	no
A75	IDE_PDCS1#	IDE	3.3V-5V tol.	no
A76	LPC_AD3	LPC	3.3V	no

Pin#	Signal Name	Bus	Voltage Level	Diff. Sig.
A77	LPC_AD1	LPC	3.3V	no
A78	LPC_AD0	LPC	3.3V	no
A79	LPC_FRAME#	LPC	3.3V	no
A80	GND	POWER	OV	no
A81	SD0_WP	SDIO 8Bit	3.3V	no
A82	SD0_CD#	SDIO 8Bit	3.3V	no
A83	SD0_CLK	SDIO 8Bit	3.3V	no
A84	SD0_DATA1	SDIO 8Bit	3.3V	no
A85	SD0_DATA3	SDIO 8Bit	3.3V	no
A86	SD0_DATA5 (don 't use)	SDIO 8Bit	3.3V	no
A87	SD0_DATA6 (don 't use)	SDIO 8Bit	3.3V	no
A88	L_CTLB_DATA	LVDS	3.3V	no
A89	L_CTLB_CLK	LVDS	3.3V	no
A90	GND	POWER	OV	no
A91	HDA_DOCK_EN#	HD Audio	1.8V or 3.3V	no
A92	HDA_SDATAIN1	HD Audio	1.8V or 3.3V	no
A93	HDA_SDATAOUT	HD Audio	1.8V or 3.3V	no
A94	HDA_RST#	HD Audio	1.8V or 3.3V	no
A95	reserved for future use			
A96	reserved for future use			
A97	reserved for future use			
A98	reserved for future use			
A99	reserved for future use			
A100	GND	POWER	OV	no
A101	RST_OUT#	CONTROL	3.3V	no
A102	RST_IN#	CONTROL	3.3V	no
A103	WAKE#	CONTROL	3.3V	no
A104	+5V0	POWER	5V	no
A105	+5V0	POWER	5V	no
A106	+5V0	POWER	5V	no
A107	+5V0	POWER	5V	no
A108	+5V0	POWER	5V	no
A109	+5V0	POWER	5V	no
A110	GND	POWER	OV	no
B1	GND	POWER	OV	no
B2	PCIE_RXAn	PCIExpress	AC coupled	yes
B3	PCIE_RXAp	PCIExpress	AC coupled	yes
B4	PCIE_CLKBn	PCIExpress	3.3V	yes
B5	PCIE_CLKBp	PCIExpress	3.3V	yes
B6	GND	POWER	OV	no
B7	PCIE_RXBn	PCIExpress	AC coupled	yes
B8	PCIE_RXBp	PCIExpress	AC coupled	yes
B9	reserved for future use			

Pin#	Signal Name	Bus	Voltage Level	Diff. Sig.
B10	reserved for future use			
B11	GND	POWER	OV	no
B12	reserved for future use			
B13	reserved for future use			
B14	reserved for future use			
B15	reserved for future use			
B16	GND	POWER	OV	no
B17	CLKREQB#	PCIExpress	3.3V	no
B18	reserved for future use			
B19	SDVOB_INT#	SDVO	AC coupled	yes
B20	SDVOB_INT	SDVO	AC coupled	yes
B21	GND	POWER	OV	no
B22	SDVOB_BLUE	SDVO	AC coupled	yes
B23	SDVOB_BLUE#	SDVO	AC coupled	yes
B24	SDVOB_STALL	SDVO	AC coupled	yes
B25	SDVOB_STALL#	SDVO	AC coupled	yes
B26	GND	POWER	OV	no
B27	SDVO_CTRL_CLK	SDVO	3.3V	yes
B28	SDVO_CTRL_DAT	SDVO	3.3V	yes
B29	LA_DATA1p	LVDS	Low voltage	yes
B30	LA_DATA1n	LVDS	Low voltage	yes
B31	GND	POWER	OV	no
B32	LA_CLKp	LVDS	Low voltage	yes
B33	LA_CLKn	LVDS	Low voltage	yes
B34	L_BKLTCTL	LVDS	3.3V	no
B35	L_BKLTEN	LVDS	3.3V	no
B36	reserved for future use			
B37	L_VDDEN	LVDS	3.3V	no
B38	USB_C_Device	USB2.0	3.3V	no
B39	USB_Bp	USB2.0	Low voltage	yes
B40	USB_Bn	USB2.0	Low voltage	yes
B41	GND	POWER	OV	no
B42	USB_Dp	USB2.0	Low voltage	yes
B43	USB_Dn	USB2.0	Low voltage	yes
B44	USB_Fp	USB2.0	Low voltage	yes
B45	USB_Fn	USB2.0	Low voltage	yes
B46	GND	POWER	OV	no
B47	USB_Hp	USB2.0	Low voltage	yes
B48	USB_Hn	USB2.0	Low voltage	yes
B49	USB_C/D_OC#	USB2.0	3.3V	no
B50	USB_G/H_OC#	USB2.0	3.3V	no
B51	GND	POWER	OV	no
B52	reserved for future use			

Pin#	Signal Name	Bus	Voltage Level	Diff. Sig.
B53	reserved for future use			
B54	reserved for future use			
B55	reserved for future use			
B56	reserved for future use			
B57	reserved for future use			
B58	reserved for future use			
B59	reserved for future use			
B60	GND	POWER	OV	no
B61	IDE_PDCS3#	IDE	3.3V-5V tol.	no
B62	IDE_PDDACK#	IDE	3.3V-5V tol.	no
B63	IDE_PDD4	IDE	3.3V-5V tol.	no
B64	IDE_PDD2	IDE	3.3V-5V tol.	no
B65	IDE_PDIORDY	IDE	3.3V-5V tol.	no
B66	IDE_PDD10	IDE	3.3V-5V tol.	no
B67	IDE_PDD6	IDE	3.3V-5V tol.	no
B68	IDE_PDD12	IDE	3.3V-5V tol.	no
B69	IDE_PDD9	IDE	3.3V-5V tol.	no
B70	GND	POWER	OV	no
B71	IDE_PDD15	IDE	3.3V-5V tol.	no
B72	IDE_PDD0	IDE	3.3V-5V tol.	no
B73	IDE_PDD7	IDE	3.3V-5V tol.	no
B74	IDE_PDIOW#	IDE	3.3V-5V tol.	no
B75	IDE_PATADET	IDE	3.3V	no
B76	LPC_CLK_OUT2	LPC	3.3V	no
B77	LPC_CLK_OUT1	LPC	3.3V	no
B78	LPC_SERIRQ	LPC	3.3V	no
B79	LPC_AD2	LPC	3.3V	no
B80	GND	POWER	OV	no
B81	SD0_DATA7 (don 't use)	SDIO 8Bit	3.3V	no
B82	SD0_PWR#	SDIO 8Bit	3.3V	no
B83	SD0_DATA2	SDIO 8Bit	3.3V	no
B84	SD0_LED	SDIO 8Bit	3.3V	no
B85	SD0_DATA4 (don 't use)	SDIO 8Bit	3.3V	no
B86	SD0_DATA0	SDIO 8Bit	3.3V	no
B87	SD0_CMD	SDIO 8Bit	3.3V	no
B88	WDOUT	CONTROL	3.3V	no
B89	HDA_SPKR	HD Audio	3.3V	no
B90	GND	POWER	OV	no
B91		HD Audio	1.8V or 3.3V	no
	HDA_BITCLK			
B92	HDA_BITCLK HDA_DOCK_RST#	HD Audio	1.8V or 3.3V	no
			1.8V or 3.3V 1.8V or 3.3V	no no
B92	HDA_DOCK_RST#	HD Audio		

Pin#	Signal Name	Bus	Voltage Level	Diff. Sig.
B96	PWR_GOOD	CONTROL	3.3 V	no
B97	PS_ON	CONTROL	3.3 V	no
B98	PWRBTN#	CONTROL	3.3 V	no
B99	SUS_3#	CONTROL	3.3 V	no
B100	GND	POWER	OV	no
B101	SUS_4/5#	CONTROL	3.3 V	no
B102	BIOS_DISABLE#	CONTROL	3.3 V	no
B103	BAT_IN	POWER	2.5 – 3.6 V	no
B104	+5V0-ALWAYS	POWER	5V	no
B105	+5V0	POWER	5V	no
B106	+5V0	POWER	5V	no
B107	+5V0	POWER	5V	no
B108	+5V0	POWER	5V	no
B109	+5V0	POWER	5V	no
B110	GND	POWER	OV	no



**Note** IDE Pins (bold and cursive) A61 to A75 and B61 to B75 on the CoreExpress-ECO do not conform to the SFF-SIG CoreExpress specification.

# 4.2 Pin Description



**Note** Name convention: All signal names ending with a # indicate a low active signal.

# **Power and Ground Signal Pins**

The board is powered by applying 5 volt at all these pins

+5V0: 5 volt power supply pins

+5VO-ALWAYS: 5 volt standby power supply pins for sleep and running state

**GND:** GND power supply pins

# **External Battery**

An external battery (2.5 V  $\dots$  3.6 V) should be connected to the CoreExpress connector pin BAT\_IN. It buffers the CMOS data for the BIOS setup and the real time clock. The supply current for BAT\_IN is approx. 5  $\mu$ A in buffer mode (switched off).

# PCI-Express Lanes

There are two PCI Express root ports available on the CoreExpress connector. The PCI Express signals are compatible with PCI Express 1.0a Signaling Environment AC Specifications.

The following PCI Express signals are located on the CoreExpress connector:

# PCIE\_TXAn, PCIE\_TXAp, PCIE\_TXBn, PCIE\_TXBp

**Type:** differential output, AC coupled

PCI Express Transmit: PCIE\_TX[A:B] are PCI Express ports A:B transmit pair (P and N) signals. The serial capacitors are included on the module.

# PCIE\_RXAn, PCIE\_RXAp, PCIE\_RXBn, PCIE\_RXBp

**Type:** differential input, AC coupled

PCI Express Receive: PCIE\_RX[A:B] PCI Express ports A:B receive pair (P and N) signals. The serial capacitors must be placed on the baseboard at the PCI Express device.

#### PCIE\_CLKAn, PCIE\_CLKAp, PCIE\_CLKBn, PCIE\_CLKBp,

**Type:** differential output, 3.3 volt

PCI Express Clock: 100MHz differential clock signals.

# PCIE\_CLKREQA#, PCIE\_CLKREQB#

Type: Input, 3.3 volt, internal Pull-Up

PCI Express Clock Request: Output enable for PCIExpress clocks

# SDVO

All SDVO signals are AC-coupled. The serial capacitors are included on the module.

The following SDVO signals are located on the CoreExpress connector:

# SDVOB\_RED, SDVOB\_RED#

#### **Type:** differential output, AC coupled

Serial Digital Video Channel B Red: SDVOB\_RED is a differential data pair that provides red pixel data for the SDVOB channel during active periods. During blanking periods it may provide additional such as sync information, auxiliary configuration data, etc. This data pair must be sampled with respect to the SDVOB\_CLK signal pair.

#### SDVOB\_GREEN, SDVOB\_GREEN#

#### **Type:** differential output, AC coupled

Serial Digital Video Channel B Green: SDVOB\_GREEN is a differential data pair that provides green pixel data for the SDVOB channel during active periods. During blanking periods it may provide additional such as sync information, auxiliary configuration data, etc. This data pair must be sampled with respect to the SDVOB\_CLK signal pair.

# SDVOB\_BLUE, SDVOB\_BLUE#

#### **Type:** differential output, AC coupled

Serial Digital Video Channel B Blue: SDVOB\_BLUE is a differential data pair that provides blue pixel data for the SDVOB channel during active periods. During blanking periods it may provide additional such as sync information, auxiliary configuration data, etc. This data pair must be sampled with respect to the SDVOB\_CLK signal pair.

#### SDVOB\_CLK, SDVOB\_CLK#

#### **Type:** differential output, AC coupled

Serial Digital Video Channel B Clock: This differential clock signal pair is generated by the System controller Hub internal PLL and runs between 100MHz and 200MHz.If TV-out mode is used, the SDVO\_TVCLKIN clock input is used as the frequency reference for the PLL. The SDVOB\_CLK output pair is then driven back to the SDVO device.

# SDVOB\_INT, SDVOB\_INT#

#### **Type:** differential input, AC coupled

Serial Digital Video Input Interrupt: Differential input pair that may be used as an interrupt notification from the SDVO device to the System Controller Hub. This signal pair can be used to monitor hot plug attach/detach notifications for a monitor driven by an SDVO device.

# SDVO\_TVCLKIN, SDVO\_TVCLK#

#### **Type:** differential input, AC coupled

Serial Digital Video TV-Out Synchronization Clock: Differential clock pair that is driven by the SDVO device to the System Controller Hub. If SDVO\_TVCLKIN is used, it becomes the frequency reference for the system controller hub dot clock PLL, but will be driven back to the SDVO device through the SDVOB\_CLK differential pair. This signal pair has an operating range of 100 —200MHz, so if the desired display frequency is less than 100MHz, the SDVO device must apply a multiplier to get the SDVO\_TVCLKIN frequency into the 100- to 200-MHz range.

# SDVO\_STALL, SDVO\_STALL#

**Type:** differential input, AC coupled

Serial Digital Video Field Stall: Differential input pair that allows a scaling SDVO device to stall the System Controller Hub pixel pipeline.

# SDVO\_CTRLCLK

Type: input/output, CMOS 3.3 volt, internal PullUp

SDVO Control Clock: Single-ended control clock line from the System Controller Hub to the SDVO device. Similar to I<sup>2</sup>C clock functionality, but may run at faster frequencies. SDVO\_CTRLCLK is used in conjunction with SDVO\_CTRLDATA to transfer device config, PROM, and monitor DDC information. This interface directly connects the system controller hub to the SDVO device.

# SDVO\_CTRLDATA

**Type:** input/output, CMOS 3.3 volt, internal PullUp

SDVO Control Data: SDVO\_CTRLDATA is used in conjunction with SDVO\_CTRLCLK to transfer device config, PROM, and monitor DDC information. This interface directly connects the System Controller Hub to the SDVO device.

# LVDS

The LVDS data and clock signals are Low Voltage Differential Signal buffers. These signals should drive across a 100-Ohm resistor at the receiver when driving.

The following LVDS signals are located on the CoreExpress connector:

# LA\_DATAp[3:0] LA\_DATAn[3:0]

**Type:** differential output, low voltage

Channel A Differential Data Output: Differential signal pair.

#### LA\_CLKp LA\_CLKn

**Type:** differential output, low voltage

Channel A Differential Clock Output: Differential signal pair.

# L\_DDC\_CLK

Type: input/output, CMOS 3.3 volt

Display Data Channel Clock: I2C-based control signal (Clock) for EDID control

# L\_DDC\_DATA

Type:input/output, CMOS 3.3 voltDisplay Data Channel Data:I2C-based control signal (Data) for EDID control

# L\_CTLB\_CLK

Type: input/output, CMOS 3.3 volt

Control B Clock: Can be used to control external clock chip for SSC - optional

# L\_CTLB\_DATA

Type: input/output, CMOS 3.3 volt

Control B Data: Can be used to control external clock chip for SSC - optional

# Backlight

The following signals for backlight control are located on the CoreExpress connector:

# L\_VDDEN

Type:output, CMOS 3.3 voltLCD Power Enable: Panel power enable control.

# L\_BKLTEN

Type: output, CMOS 3.3 volt

LCD Backlight Enable: Panel backlight enable control.

# L\_BKLTCTL

Type: output, CMOS 3.3 volt

LCD Backlight Control: This signal allows control of LCD brightness.

# PATA Port

An EIDE (Enhanced Integrated Drive Electronics) port is provided by the chipset to connect up to two drives that integrate the controller (hard disk, CD-ROM etc.). To enhance the performance, this port supports Ultra DMA-100 type of transfer. The EIDE port is available on the CoreExpress connector.

The following EIDE signals are located on the CoreExpress connector:

# IDE\_PDD[15:0]

Type: input/output, CMOS 3.3 volt, 5 volt tolerant

Device Data: These signals drive the corresponding signals on the PATA connector. There is an internal 13.3-k $\Omega$  pull-down on PATA\_DD7.

# IDE\_PDA[2:0]

Type: output, CMOS 3.3 volt, 5 volt tolerant

Device Address: These output signals are connected to the corresponding signals on the PATA connectors. They are used to indicate which byte in either the ATA command block or control block is being addressed.

#### IDE\_PIOR#

Type: output, CMOS 3.3 volt, 5 volt tolerant

Disk I/O Read (PIO and Non-Ultra DMA): This is the command to the PATA device that it may drive data onto the DD lines. Data is latched by the System Controller Hub on the deassertion edge of PATA\_DIOR#. The PATA device is selected either by the ATA register file chip selects (PATA\_DCS1# or PATA\_DCS3#) and the PATA\_DA lines, or the PATA DMA acknowledge (PATA\_DDAK#).

#### IDE\_PDIOW#

**Type:** output, CMOS 3.3 volt, 5 volt tolerant

Disk I/O Write (PIO and Non-Ultra DMA): This is the command to the PATA device that it may latch data from the PATA\_DD lines. Data is latched by the PATA device on the deassertion edge of PATA\_DIOW#. The PATA device is selected either by the ATA register file chip selects (PATA\_DCS1# or PATA\_DCS3#) and the PATA\_DA lines, or the PATA DMA acknowledge (PATA\_DDAK#).

#### IDE\_PDDACK#

**Type:** output, CMOS 3.3 volt, 5 volt tolerant

Device DMA Acknowledge: This signal directly drives the DAK# signals on the PATA connectors. Each is asserted by the System Controller Hub to indicate to PATA DMA slave devices that a given data transfer cycle (assertion of PATA\_DIOR# or PATA\_DIOW#) is a DMA data transfer cycle. This signal is used in conjunction with the PCI bus master PATA function and are not associated with any AT-compatible DMA channel.

# IDE\_PDCS3#

**Type:** output, CMOS 3.3 volt, 5 volt tolerant

Device Chip Select for 300 Range: This chip select is for the ATA control register block. This is connected to the corresponding signal on the connector.

# IDE\_PDCS1#

**Type:** output, CMOS 3.3 volt, 5 volt tolerant

Device Chip Selects for 100 Range: This chip select is for the ATA command register block. This is connected to the corresponding signal on the PATA connector.

# IDE\_PDDREQ

**Type:** input, CMOS 3.3 volt, 5 volt tolerant

Device DMA Request: This input signal is directly driven from the DRQ signals on the PATA connector. It is asserted by the PATA device to request a data transfer, and used in conjunction with the PCI bus master PATA function and are not associated with any AT compatible DMA channel. There is an internal 13.3k $\Omega$  pull-down on this pin.

# IDE\_PIORDY

**Type:** input, CMOS 3.3 volt, 5 volt tolerant

I/O Channel Ready (PIO): This signal will keep the strobe active (PATA\_DIOR# on reads, PATA\_DIOW# on writes) longer than the minimum width. It adds wait states to PIO transfers.

# INT\_IRQ14

Type: input, CMOS 3.3 volt, 5 volt tolerant

IDE Interrupt: Input from the PATA device indicating request for an interrupt. Tied internally to IRQ14. CoreExpress-ECO has 10K pullup to 3.3V.

# IDE\_PATADET

Type: input, CMOS 3.3 volt,

Detection signal for 80-pin IDE cable. A low signal indicates the connection of a 80-pin IDE cable.

#### **USB** Ports

All data signals of the eight USB 2.0 ports are located on the on the CoreExpress connector. They are counted from USB\_A to USB\_H with their positive (p) and negative (n) Data lines. The port USB\_C can also work as USB client. The over-current signals of port A/B, C/D, E/F, G/H are wired-or together on one signal each. The USB ports G/H do not support USB 1.0 or USB 1.1 devices but only USB 2.0 devices

#### USB\_Ap, USB\_An, USB\_Bp, USB\_Bn, USB\_CAp, USB\_Cn, USB\_Dp, USB\_Dn USB\_Ep, USB\_En, USB\_Fp, USB\_Fn

Type: input/output, CMOS 3.3 volt

USB Port A: F Differentials: Bus Data/Address/Command Bus: These differential pairs are used to transmit data/address/command signals for ports A through F. These ports can be routed to either the EHCI controller or one of the three UHCI controllers and are capable of running at either high, full, or low speed.

# USB\_Gp, USB\_Gn, USB\_Hp, USB\_Hn

**Type:** input/output, CMOS 3.3 volt

USB Port G; H Differentials: Bus Data/Address/Command Bus: These differential pairs are used to transmit data/address/command signals for ports G and H. These ports are routed only to the EHCI controller and should be used ONLY for in-system USB 2.0 devices. These USB ports do not support USB 1.0 or USB 1.1 devices

#### USB\_A/B\_OC#, USB\_C/D\_OC#, USB\_E/F\_OC#, USB\_G/H\_OC#

Type: input, CMOS 3.3 volt

Overcurrent Indicators: These signals set corresponding bits in the USB controllers to indicate that an overcurrent condition has occurred. NOTE: this signals are not 5-V tolerant.

#### USB\_C\_Device

Type: input, CMOS 3.3 volt

USB Client Connect: This signal may be used in systems where USB port C is configured for client mode. This indicates connection to an external USB host has been established.

<u>Note:</u> If USB Client support is enabled in BIOS, then this signal is dedicated for USB Client Connect.

Low = no device connect, High = Host connected



*Note:* Not all USB keyboard models are supported. If one does not work, try a different type and manufacturer.

# SDIO Port

The System Controller Hub contains an 8-bit SDIO/MMC port. The controller supports MMC4.0 and SDIO1.1 specifications. MMC 4.0 transfer rates can be up to 48 MHz and bus widths of 1, 4 or 8 bits. SDIO 1.1 supports transfer rates can be up to 24 MHz and bus widths of 1 or 4 bits.

The following SDIO signals are located on the CoreExpress connector:

#### SD0\_DATA[7:0]

Type: output, CMOS 3.3 volt

SDIO Controller 0 Data: These signals operate in push-pull mode. The SD card includes internal pull-up resistors for all data lines. By default, after power-up, only SD0\_DATA0 is used for data transfer. Wider data bus widths can be configured for data transfer.

**Note:** Due to a errata information from Intel the SDIO port on the CoreExpress-ECO module has a functional limitation in the usage of data bits. The CoreExpress specification defines eight data bit SD0 to SD7. On the CoreExpress-ECO module these data lines are supplied by the chipset and this SDIO port should originally support 1 bit, 4 bit or 8 bit mode. The errata from Intel describes that due to a chipset bug this port can only be used in 1 bit or 4 bit mode, only SD0 to SD3 data lines are supported.

The following pins are affected:

pin B85: SD0\_DATA4 pin A86: SD0\_DATA5 pin A87: SD0\_DATA6 pin B81: SD0\_DATA7

This pins must not be connected on custom baseboard designs.

If the customer will implement a standard SD card interface this will not be affected as a standard SD card interface is using only data lines SD0 to SD3.

#### SD0\_CMD

Type: output, CMOS 3.3 volt

SDIO Controller 0 Command: This signal is used for card initialization and transfer of commands. It has two operating modes: open-drain for initialization mode, and push-pull for fast command transfer.

#### SD0\_CLK

Type: output, CMOS 3.3 volt

SDIO Controller 0: With each cycle of this signal a one-bit transfer on the command and each data line occurs. This signal is generated by System Controller Hub at a maximum frequency of: 24 MHz for SD and SDIO, 48 MHz for MMC.

# SDO\_WP

Type: input, CMOS 3.3 volt

SDIO Controller 0 Write Protect: These signal denote the state of the write-protect tab on SD cards.

# SD0\_CD#

Type: input, CMOS 3.3 volt

SDIO Controller 0 Card Detect: Indicates when a card is present in an external slot.

#### SD0\_LED

Type: output, CMOS 3.3 volt

SDIO Controller 0 LED: Can be used to drive an external LED and indicate when transfers are occurring on the bus.

#### SD0\_PWR#

Type: output, CMOS 3.3 volt

SDIO/MMC Power Enable: These pins are used to enable the power being supplied to an SDIO/MMC device.

# High Definition Audio Interface



The HDA audio controller does not support standard AC97 codec devices on baseboard. A baseboard design must use a *HDA* audio codec.

The following audio signals are located on the CoreExpress connector:

# HDA\_RST#

Type: output, CMOS 3.3 volt or 1.8 volt

**Caution** 

HD Audio Reset: This signal is the reset to external Codecs

# HDA\_SYNC

Type: output, CMOS 3.3 volt or 1.8 volt

HD Audio Sync: This signal is an 48-kHz fixed rate sample sync to the Codec(s). It is also used to encode the stream number.

# HDA\_BITCLK

Type: output, CMOS 3.3 volt or 1.8 volt

HD Audio Clock (Output): This signal is a 24.000-MHz serial data clock generated by the High Definition Audio controller. This signal contains an integrated pull-down resistor so that it does not float when an High Definition Audio CODEC (or no CODEC) is connected.

# HDA\_SDATAOUT

Type: output, CMOS 3.3 volt or 1.8 volt

HD Audio Serial Data Out: This signal is a serial TDM data output to the Codec(s). The serial output is double-pumped for a bit rate of 48 MB/s for HD Audio

#### HDA\_SDATAIN1, HDA\_SDATAINO

Type: input, CMOS 3.3 volt or 1.8 volt

HD Audio Serial Data In: These serial inputs are single-pumped for a bit rate of 24 MB/s. They have integrated pull-down resistors that are always enabled.

#### HDA\_DOCKEN#

Type: output, CMOS 3.3 volt or 1.8 volt

HD Audio Dock Enable: This active low signal controls the external HD Audio docking isolation logic. When deasserted, the external docking switch is in isolate mode. When asserted, the external docking switch electrically connects the HD Audio dock signals to the corresponding System Controller Hub signals.

# HDA\_DOCKRST#

Type: output, CMOS 3.3 volt or 1.8 volt

HD Audio Dock Reset: This signal is a dedicated reset signal for the codec(s) in the docking station. It works similar to, but independent of, the normal HDA\_RST# signal.

#### HDA\_SPEAKER

Type: output, CMOS 3.3 volt

Speaker: The SPKR signal is the output of counter 2 and is internally ANDed with Port 61h bit 1 to provide Speaker Data Enable. This signal drives an external speaker driver device, which in turn drives the system speaker. Upon SLPMODE, its output state is 0.

#### Low Pin Count Bus

The LPC controller implements a low pin count interface that supports the LPC 1.1 specification.

The following LPC signals are located on the CoreExpress connector:

#### LPC\_AD[3:0]

Type: output, CMOS 3.3 volt

LPC Address/Data: Multiplexed Command, Address, Data

#### LPC\_FRAME#

Type: output, CMOS 3.3 volt

LPC Frame: This signal indicates the start of an LPC/FHW cycle.

#### LPC\_SERIRQ

**Type:** input/output, CMOS 3.3 volt

Serial Interrupt Request: This signal conveys the serial interrupt protocol.

# LPC\_CLKOUT[2:1]

Type: output, CMOS 3.3 volt

LPC Clock: These signals are the clocks driven by the Intel®SCH to LPC devices. Each clock can support up to two loads.

# System Management Bus

The System Controller Hub provides an SMBus 1.0-compliant host controller. The host controller provides a mechanism for the CPU to initiate communications with SMB peripherals (slaves).

The following SMB signals are located on the CoreExpress connector:

#### SMB\_DATA

**Type:** output, CMOS 3.3 volt open drain, internal Pullup

SMBus Data: This signal is the SMBus data pin.

#### SMB\_CLK

Type:output, CMOS 3.3 volt open drain, internal Pullup

SMBus Clock: This signal is the SMBus clock pin.

# SMB\_ALERT#I CMOS3.3\_OD

**Type:** input, CMOS 3.3 volt open drain, internal Pullup

SMBus Alert: This signal can be used to wake the system, generate an interrupt, or generate an SMI#.

# Miscellaneous signals

The following miscellaneous signals are located on the CoreExpress connector:

#### **External Power-Button**

Type: input, CMOS 3.3 volt

The power button signal is located on the CoreExpress connector at pin PWR\_BTN#. To activate the signal, PWR\_BTN# must be pulled to ground. The signal has an internal Pullup. This signal does not send any ACPI event to the operating system. Instead, pulling this for 4 s will unconditionally turn off the system.

#### **External Wake-Up Button**

Type: input, CMOS 3.3 volt

The wake-up button signal is located on the CoreExpress connector at pin WAKE#. To activate the signal, WAKE# must be pulled to ground. The signal has an internal Pullup. This signal does not send any ACPI event to the operating system.

#### Reset-In Signal

Type: input, CMOS 3.3 volt

The RESET-IN signal is located on the CoreExpress connector at pin RST\_IN#. To reset the board, RESET-IN must be pulled to GND.

#### **Reset-Out Signal**

Type: ouput, CMOS 3.3 volt

The RESET-OUT signal is located on the CoreExpress connector at pin RST\_OUT#. The signal will go low on RESET cycle.

#### **BIOS-DISABLE Signal**

Type: input, CMOS 3.3 volt

The BIOS\_DISABLE signal is located on the CoreExpress connector at pin BIOS\_DISABLE#. If pulled to low, the onboard BIOS FWH will be disabled and an external FWH on the LPC bus can be used as BIOS source.

#### WDOUT Signal

Type: output, CMOS 3.3 volt

The Watchdog-Out signal is located on the CoreExpress connector at pin WDOUT. It indicates a Watchdog timeout event wit a high level. The watchdog timeout event indication is cleared on power-up and reset.

#### SUS\_S3# Signal

Type: output, CMOS 3.3 volt

The SUS\_S3# signal will remain low if the system is in sleep state (ACPI S3 mode)

#### SUS\_S4/5# Signal

Type: output, CMOS 3.3 volt

The SUS\_S4/5# signal will remain low if the system is in suspend state (ACPI S4/S5 mode)

#### **Power-Good Signal**

Type: input, CMOS 3.3 volt

The PowerGood signal is located on the CoreExpress connector at pin PWR\_GOOD. The signal must be set to high to indicate that the power supplies on the baseboard are active and within their valid ranges. A 10Kohm pullup resistor to 3.3 volt is necessary if this signal is not used.

#### PowerSupply-on

Type: ouput, CMOS 3.3 volt

The PowerSupply-on signal is located on the CoreExpress connector at pin PS\_ON. The signal will go high to switch on the external power supplies on the baseboard.

# 5 Design Guidelines

These guidelines should be used as design information for baseboard designs by customers.

## 5.1 General Routing Guidelines

Use the following general routing and placement guidelines to layout a new design.

- Single ended and most differential signals must be ground referenced. If changing reference plane is completely unavoidable (i.e. ground reference to power reference), proper placement of stitching caps can minimize the adverse effects of EMI and signal quality performance caused by reference plane change. Stitching capacitors are small-valued capacitors (1  $\mu$ F or lower) that bridge the power and ground planes close to where a high-speed signal changes layers. Stitching caps provide a high frequency current return path between different reference planes. They minimize the impedance discontinuity and current loop area that crossing different reference planes created.
- Route all traces over continuous GND planes, with no interruptions. Avoid crossing over antietch if at all possible. Any discontinuity or split in the ground plane can cause signal reflections and should be avoided. Minimize layer changes. Via count should include thruhole connector as an effective via. If routing differential signals and a layer change is necessary, ensure that trace matching for either transmit or receive pair occurs within the same layer. Recommend to use vias as small as possible.
- DO NOT route high speed signal traces under power connectors, other interface connectors, crystals, oscillators, clock synthesizers, magnetic devices or IC's that use and/or duplicate clocks.
- DO NOT place stubs, test points, test vias on the route to minimize reflection on high speed signals. Utilize vias and connector pads as test points instead.
- DO NOT route high speed signal traces with tight bends. Match number of left and right turn bends if possible.
- E.g. for PCI Express it can be helpful for testability to route the TX and RX pairs for a given port on the same layer and close to each other to help ensure that the pairs share similar signaling characteristics. If the groups of traces are similar, a measure of RX pair layout quality can be approximated by using the results from actively testing the TX pair's signal quality.
- Each net within a differential pair should be length matched on a segment-by segment basis at the point of discontinuity. Total length mismatch must not be more than 5 mils. Examples of segments might include breakout areas, routes running between two vias, routes between an AC coupling capacitor and a connector pin, and so forth. The points of discontinuity would either be the via, the capacitor pad, or the connector pin.
- Recommend keeping high speed signal traces like PCI Express 20 mils from any traces, vias and pads on the motherboard whenever possible.
- AC coupling capacitors for the TX lines are all placed on the module.

## 5.2 General Notes

- Pair-to-pair pitch is defined as the distance from the center of either trace in a differential pair to the same point of reference on an adjacent differential pair.
- Bus-to-Bus spacing mentioned in this table is the amount of space between two differential pairs.

## 5.3 PCI-Express

The PCI-Express interface on the CoreExpress-ECO uses differential signaling as defined by the PCI-Express specification.

•	Single Ended Impedance:	55Ω ±15%
•	Differential Impedance:	100Ω ±20%
•	Pair-to-pair pitch:	min. 35 mils
•	Bus-to-Bus spacing:	min. 20 mils
•	Maximum trace length:	6.1′′
•	Maximum via count:	4
	AC coupling capacitor value:	100nF / 0402

Length matching between the differential pairs is not needed. Place devices AC coupling caps (only at transmit lines) near device. Unused PCI-Express ports may be left unconnected.

# 5.4 SDVO

•	Single Ended Impedance:	55Ω ±15%
	Differential Impedance:	100Ω ±20%
•	Pair-to-pair pitch:	min. 35 mils
•	Bus-to-Bus spacing:	min. 20 mils
•	Maximum total trace length:	3.2''
•	Maximum via count:	4
	AC coupling capacitor value:	100nF / 0402

Length matching between all the differential pairs within the SDVO channel is required to be within 1" of each other. Place devices AC coupling caps (only at transmit lines) near device.

# 5.5 SDIO

- total maximum trace length: 3.5"
- series resistor value: 48.7Ω / 1%

Trace length matching is not needed. Place series resistor for data and clock as near as possible to the CoreExpress-ECO connector.

## 5.6 LVDS

### LVDS CLK and Data Signals

•	Single Ended Impedance:	55Ω ±15%
•	Differential Impedance:	100Ω ±20%
•	Pair-to-pair pitch:	min. 35 mils
•	Bus-to-Bus spacing:	min. 20 mils
•	Maximum trace length:	4.3''
•	Maximum via count:	2

Length matching between all the differential pairs within the LVDS channel is required to be within 10 mils of each other, for the entire route to help minimize latency.

### **LVDS Control Bus Signals**

Single ended L\_DDC\_CLK and L\_DDC\_DATA signals should be routed together with a maximum length of 8".

These signals have a 2.2 k $\Omega$  pull-up resistor to 3.3V on the module.

The minimum edge to edge spacing of the LVDS control bus signals (L\_DDC\_CLK and L\_DDC\_DATA) to all the other LVDS signals should be 30 mils to avoid potential noise issues. Note that this spacing requirement should be met throughout the board routes including the breakout and breakin regions.

If the control bus from the flat panel device have a different signaling voltage than 3.3 V used by the L\_DDC\_CLK and L\_DDC\_DATA signals, then a bi-directional level shifting device will be required to properly translate the voltage levels.

### LVDS data timing

Example for 24bit output signals:

Diff.pairs	Previous cycle	Next cycle
Clock		
TX3	R1 R0	- B1 RØ G1 GØ R1 RØ
TX2	B5 B4	EN VS HS B7 B6 B5 B4
TX1	G4 G3	B3 B2 G7 G6 G5 G4 G3
ТХØ	R3 R2	G2 R7 R6 R5 R4 R3 R2

## LVDS data mapping

	Counter	Bit Order	18 bit	24 bit
LA_DATA0	1	1	G0	G2
	2	2	R5	R7
	3	3	R4	R6
	4	4	R3	R5
	5	5	R2	R4
	6	6	R1	R3
	7	7	RO	R2
LA_DATA1	8	1	B1	B3
	9	2	BO	B2
	10	3	G5	G7
	11	4	G4	G6
	12	5	G3	G5
	13	6	G2	G4
	14	7	G1	G3
LA_DATA2	15	1	DE	DE
	16	2	VSYNC	VSYNC
	17	3	HSYNC	HSYNC
	18	4	B5	B7
	19	5	B4	B6
	20	6	В3	B5
	21	7	B2	B4
LA_DATA3	22	1		
	23	2		B1
	24	3		BO
	25	4		G1
	26	5		GO
	27	6		R1
	28	7		RO

## 5.7 USB 2.0

USB lines are routed directly to the CoreExpress-ECO connector. Common Mode Chokes and ESD protection diodes must be placed on the baseboard.

•	Single Ended Impedance:	55Ω ±15%	
•	Differential Impedance:	90Ω ±15%	
•	Pair-to-pair pitch:	min. 35 mils	
•	Bus-to-Bus spacing:	min. 20 mils	
•	Spacing to CLK signals:	min. 50 mils	
	Maximum trace length from Co	reExpress-ECO connector to EMI choke: 8.0"	
•	Maximum trace length from EM	I choke to ESD diode:	0.5′′
•	Maximum trace length from ES	D diode to connector:	0.2''
•	Maximum total trace length:		10.5″

Maximum via count: 2

Length matching between the differential pairs is not needed.

## 5.8 **PATA**

• Single Ended Impedance:  $55\Omega \pm 15\%$ Match trace length of A/D-signals to  $\pm 500$  mils to strobe signals.

## 5.9 HD-Audio

• maximum trace length from CoreExpress-ECO connector to series resistor: 5.5"

• maximum trace length from series resistor to Audio Codec: 1.0"

series resistor value: 33Ω / 1%

Trace length matching is not needed. Place series resistors near to the respective signal source.

## 5.10 SMBus

Bus capacitance must not exceed 200pF. If the bus capacitance is exceeded, then a bus bridge like the Philips PCA9515 must be used to obtain a second SMBus segment with an additional capacitance of 400pF.

Cumulate the pin capacitances of the SMBus devices and add 4pF per inch of trace length on the baseboard. The result is the bus capacitance.

## 5.11 LPC Bus

There are no special design rules for the LPC Bus. No series resistors are needed.

# 5.12 PCI IRQ Routing


If PCI devices are implemented on a customer baseboard by using a PCI-Express to PCI bridge the PCI IRQ routing should be done according to the following table:

PCI IRQ line on bridge device	IDSEL for PCI device
INTA#	AD16
INTB#	AD17
INTC#	AD18
INTD#	AD19

This routing is supported in the standard bios of the CoreExpress-ECO.

## 5.13 Restricted Areas

It is required to leave an area around the CoreExpress-ECO module free of components, to accommodate the heatsink. In order to achieve good EMC characteristics, the yellow area shown in the figure below shall be laid out as a non-insulated copper frame, which is connected to ground (GND).



# 6 Using the Module

## 6.1 BIOS

The CoreExpress-ECO module is delivered with a standard BIOS. The default setting guarantees a "ready to run" system, even without a BIOS setup backup battery.

The BIOS is located in a flash prom and can be easily updated on board with software under DOS.

All changes in the setup of the BIOS are stored in the CMOS RAM of the real time clock. A copy of the CMOS RAM excluding date and time data is stored in the flash ROM. This means that even if the backup battery runs out of power, the CMOS settings are not lost. Only date and time will be set to their default value. To keep date and time alive the board must be powered with a battery voltage 2.5 to 3.6 volts at the pin BAT\_IN of the CoreExpress connector.

### Setup

Pressing <F2> or <DEL> at power-up starts the setup utility.


Phoenix - AwardBIOS CMOS Setup Utility			
► Standard CMOS Features	Load Fail-Safe Defaults		
► Advanced BIOS Features	Load Optimized Defaults		
▶ Advanced Chipset Features	Set Supervisor Password		
▶ Integrated Peripherals	Set User Password		
▶ Special Features	Save & Exit Setup		
▶ Power Management Setup	Exit Without Saving		
▶ PnP/PCI Configurations	Version: ECO20007		
► Frequency/Voltage Control			
Esc : Quit ↑↓→← : Select Item F10 : Save & Exit Setup			
Time, Date, Hard Disk Type			

#### Initialize BIOS at first startup

It is important to initialize the BIOS setting at first startup of the board.

The "Optimized Defaults" is the optimized BIOS setup for the CoreExpress-ECO.

Call setup by pressing <F2> or <DEL> at power-up and executed Load Optimized Defaults. Then use Save & Exit Setup to save and activate the new settings.



## Booting from alternative device


Pressing the  $\langle$ ESC $\rangle$  key at power-up starts the Boot Menu. Choose one of the listed bootable devices for booting.

Boot Menu == Select a Boot First device == LS120 + Hard Disk CDROM ZIP100 USB-FDD USB-ZIP USB-CDROM
LS120 + Hard Disk CDROM ZIP100 USB-FDD USB-ZIP USB-CDROM
+ Hard Disk CDROM ZIP100 USB-FDD USB-ZIP USB-CDROM
USB-FDD USB-ZIP USB-CDROM
Legacy LAN
↑↓:Move Enter:Accept F4:Exit


#### BIOS Screens

The BIOS setup utility allows setting of various board parameters. The following pictures show the different setup menus. The Cool RoadRunner-PM specific settings are explained here.

#### Standard CMOS Features



Advanced BIOS Features




Advanced Chipset Features

	AwardBIOS CMOS Setup Ut anced Chipset Features	ility
DRAM Timing Selectable System BIOS Cacheable Video BIOS Cacheable ** VGA Setting ** On-Chip Frame Buffer Size Boot Type LCD Panel Type Panel Scaling BIA Control FTV Feature	[Enabled]	Item Help Menu Level ► Select the Video Device that will be activated during POST
	∕PU∕PD:Value F10:Save : Fail-Safe Defaults	ESC:Exit F1:General Help F7: Optimized Defaults

Advanced Chipset Features, Boot Type

Phoenix – AwardBIOS CMOS Setup Utility Advanced Chipset Features				
DRAM Timing Select System BIOS Cachea		Item Help		
Video BIOS Cachea		Menu Level 🕨		
** VGA Setting ** On-Chip Frame Buf Boot Tume		ect the Video ice that will be justed during POST		
Boot Type LCD Panel Type Panel Scaling BIA Control ► TV Feature	VBIOS Default        [ ■ ]         SDVO        [ ]         LFP        [ ]         LFP+SDVO        [ ]         TV        [ ]	t		
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults				

Advanced Chipset Features, LCD Panel Type



Integrated Peripherals

Phoen	ix — AwardBIOS CMOS Setup l Integrated Peripherals	Jtility
► OnChip IDE Device ► Onboard Device	[Press Enter] [Press Enter]	Item Help
<ul> <li>Onboard Device</li> <li>PCI Express Root Port</li> <li>USB Device Setting</li> </ul>		Menu Level ►
^↓→+:Move Enter:Select F5: Previous Values		ESC:Exit F1:General Help F7: Optimized Defaults

#### Special Features

	Phoenix – AwardBIOS CM Special Featu	
PLUGIN Versi	on 20090513.BI	(N Item Help
BKLTCTL (PWM	) [ <mark>0</mark> ]	Menu Level 🕨
^↓→ሩ:Move Ente F5: Previous	r:Select +/-/PU/PD:Value Values F6: Fail-Safe D	F10:Save ESC:Exit F1:General Help Defaults F7: Optimized Defaults

Power Management Setup

Phoenix - AwardBIOS CMOS Setup Utility Power Management Setup				
ACPI Function	[Enabled]	Item Help		
ACPI Suspend Type Power Management Video Off Method Video Off In Suspend Suspend Type Suspend Mode HDD Power Down Soft-Off by PWR-BTTN Wake-Up by PCI card Resume by Alarm × Date(of Month) Alarm × Time(hh:mm:ss) Alarm > HPET Feature > Intel DTS Feature	[S3(STR)] [User Define] [DPMS] [Yes] [Stop Grant] [Disabled] [Instant-Off] [Enabled] [Disabled] 0 0 : 0 : 0 [Press Enter] [Press Enter]	Menu Level ►		
^↓→+:Move Enter:Select F5: Previous Values	+/-/PU/PD:Value F10:Save F6: Fail-Safe Defaults	ESC:Exit F1:General Help F7: Optimized Defaults		

**PnP/PCI** Configurations

	AwardBIOS CMOS Setup U nP∕PCI Configurations	tility
Init Display First Reset Configuration Data	[PCI_Slot] [Disabled]	Item Help
Resources Controlled By × IRQ Resources PCI/VGA Palette Snoop ** PCI Express relative i Maximum Payload Size	[Auto(ESCD)] Press Enter [Disabled]	Menu Level ►
	∕PU∕PD:Value F10:Save : Fail-Safe Defaults	ESC:Exit F1:General Help F7: Optimized Defaults

Frequency/Voltage Control

Phoen	ix - AwardBIOS CMOS Setup U Frequency/Voltage Control	tility
CPU Clock Ratio CPU VID	[ <mark>12 X</mark> ] 1.03750	Item Help
	1.03730	Menu Level 🔸
↑↓→+:Move Enter:Select F5: Previous Values	+/-/PU/PD:Value F10:Save F6: Fail-Safe Defaults	ESC:Exit F1:General Help F7: Optimized Defaults

# 6.2 Drivers

There are drivers for different operating systems available.

Please contact our support team at <a href="mailto:support@lippertembedded.com">support@lippertembedded.com</a> to inquire the availability of the drivers.

Follow the installation instructions that come with the drivers.

# 7 Address Maps

This section describes the layout of the CPU memory and I/O address spaces.

5		II SCo	
---	--	--------	--

**Note** Depending on enabled or disabled functions in the BIOS, other or more resources may be used

# 7.1 Memory Address Map

The system occupies the following memory below 1 MByte.

Address F	Address Range		Address Range (Hex)		Size	Description
896K	- 1024K	E0000	-	FFFFF	128K	System BIOS
832K	- 895K	D0000	-	DFFFF	64K	PCI Bus
768K	- 832K	C0000	-	CFFFF	64K	Graphics BIOS
704K	- 767K	B0000	-	BFFFF	64K	VGA Memory
640K	- 704K	A0000	-	AFFFF	64K	VGA Memory
OK	- 640K	0	-	9FFFF	640K	Conventional Memory

# 7.2 I/O Address Map

The system chip set implements a number of registers in I/O address space. These registers occupy the following map in the I/O space.

Register Address	Size	Description
0000 – 000F	16 bytes	DMA Controller 1 (8237)
0020 – 0021	2 bytes	Interrupt Controller 1 (8259)
0040 – 005F	4 bytes	Timer Controller (8254)
0040 – 005F	32 bytes	Timer Controller (8254)
00A0 – 00A1	2 bytes	Interrupt Controller 2 (8259)
0170 – 0177	8 bytes	IDE Controller
01F0 – 01F7	8 bytes	IDE Controller
0376	1 byte	IDE Controller
03B0 – 03BB	11 bytes	VGA Adapter
03C0 – 03DF	32 bytes	VGA Adapter
03F6	1 byte	IDE Controller
2000-2FFF	4096 bytes	PCI-PCI bridge
2000-3FFF	4096 bytes	PCI-PCI bridge
4000-401E	29 bytes	USB Controller
4020-403E	29 bytes	USB Controller
4040-405E	29 bytes	USB Controller
4060-406E	15 bytes	IDE Controller
4070-4076	7 bytes	VGA Controller

# 7.3 Interrupts

IRQ	System Resource
NMI	Parity Error
0	Timer
1	Keyboard
2	Interrupt Controller 2
3	Available
4	Available
5	Available
6	Available
7	USB Controller
8	Real Time Clock
9	Available
10	PCI-PCI Bridge
11	VGA Adapter
12	Available
13	Math coprocessor
14	EIDE
15	Available



*Note* Depending on the BIOS settings, it's possible to reserve several IRQ's for the PCI bus


# 7.4 DMA Channels

DMA	Data width	System Resource	
0	8 bits	Available	
1	8 bits	Available	
2	8 bits	Available	
3	8 bits	Available	
4		Reserved, Cascade Channel	
5	16 bits	IDE Controller	
6	16 bits	Available	
7	16 bits	Available	


# 8 Timings

The following timings are for CoreExpress-ECO based on PCB rev. 407-0001-10.


# 8.1 Start-Up



## 8.2 Wake-Up



## 8.3 Reset



# **Contact Information**

### Headquarters

LiPPERT Embedded Computers GmbH Hans-Thoma-Straße 11 68163 Mannheim Germany

Phone	+49 621 432140
Fax	+49 621 4321430
E-mail	sales@lippertembedded.com
	support@lippertembedded.com
Website	www.lippertembedded.com

## US Office

LiPPERT Embedded Computers, Inc. 5555 Glenridge Connector, Suite 200 Atlanta, GA 30342 USA

Phone	+1 (404) 459 2870
Fax	+1 (404) 459 2871
E-mail	ussales@lippertembedded.com
	support@lippertembedded.com
Website	www.lippertembedded.com

# **Getting Help**

Should you have technical questions that are not covered by the respective manuals, please contact our support department at **support@lippertembedded.com**.

Please allow one working day for an answer!

Technical manuals as well as other literature for all LiPPERT products can be found in the *Products* section of LiPPERT's website www.lippertembedded.com. Simply locate the product in question and follow the link to its manual.

#### **Returning Products for Repair**

To return a product to LiPPERT for repair, you need to get a Return Material Authorization (RMA) number first.

Please fill in the RMA Request Form at <u>http://www.lippertembedded.com/service/repairs.html</u> and send it to us. We'll return it to you with the RMA number.

Deliveries without a valid RMA number are returned to sender at his own cost!

LiPPERT has a written Warranty and Repair Policy, which can be retrieved from <a href="http://www.lippertembedded.com/media/downloads/General/BM14007\_1V6.pdf">http://www.lippertembedded.com/media/downloads/General/BM14007\_1V6.pdf</a>

It describes how defective products are handled and what the related costs are. Please read this document carefully before returning a product.

# **Additional Information**

### CoreExpress

http://www.CoreExpress.com http://www.sff-sig.org

## Intel<sup>®</sup> Atom

http://www.intel.com/design/intarch/atom500/index.htm

## Intel<sup>®</sup> System Controller Hub

http://www.intel.com/design/chipsets/embedded/SCHUS15W/techdocs.htm

### USB

Universal Serial Bus (USB) connects computers, peripherals and more at www.usb.org

### **PCI-Express**

PCI Express Specification, Revision 1.1 at <u>www.pcisig.com/specifications/pciexpress/</u>

### ACPI

Advanced Configuration and Power Interface Specification (ACPI), Revision 3.0 at <a href="https://www.acpi.info/spec.htm">www.acpi.info/spec.htm</a>

### SMB

System Management Bus (SMBus) at www.smbus.org

# **Revision History**

Filename	Date	Edited by	Change
TME-CEX-ECO-ROVO	2008-03-26	MF	Draft
TME-CEM-ECO-R0V2	2008-04-03	MF	Minor changes after review
TME-CEM-ECO-R1V0	2008-04-04	РК	Formatted and released
TME-CEM-ECO-R1V1	2008-04-05	MF	Layout guidelines updated Mechanical drawing corrected
TME-CEM-ECO-R1V2	2008-04-25	РК	Chapter 5.12 "Restricted Areas" introduced
TME-CEM-ECO-R1V3	2008-05-05	PK	Chapter 4.2: Description LPC_CLKRUN removed. Signal is not used.
TME-CEM-ECO-R1V4	2008-07-18	РК	Chapter 2.2: Change pin description to "A1"
TME-CEM-ECO-R1V5	2008-08-11	MF	Corrections in pin description
TME-CEM-ECO-R1V6	2008-10-21	MF	<ul> <li>Added 2 GByte Memory option,</li> <li>Added power control pins and 5V standby voltage in pin description</li> </ul>
TME-CEM-ECO-R1V7	2009-01-16	РК	<ul> <li>CoreExpress is Registered Trademark ®</li> <li>Block diagram updated</li> <li>Some editorial changes</li> </ul>
TME-CEM-ECO-R1V8	2009-04-21	MF	- Restricted area drawing update
TME-CEM-ECO-R1V9	2009-05-07	AG	<ul> <li>some text corrections</li> <li>SD/SDIO/MMC 4 Bit</li> <li>mechanical view connector improved</li> <li>MTBF updated</li> <li>added chapter Timing</li> </ul>
TME-CEM-ECO-R1V10	2009-08-25	РК	LiPPERT's phone number corrected
TME-CEM-ECO-R1V11	2009-12-08	AG	<ul> <li>Pullup for INT_IRQ14 on module</li> <li>added LVDS data timing</li> <li>added LVDS data mapping</li> <li>added BIOS screenshots</li> </ul>
TME-CEM-ECO-R1V12	2010-02-26	MF	<ul> <li>removed ´Confidential under NDA´</li> <li>added Inrush current</li> <li>included IRQ Routing for PCI Devices on baseboards</li> </ul>
TME-CEM-ECO-R2V0	2010-03-10	MF	<ul> <li>added paragraph 1.2 about compatibility to SFF-SIG specification</li> <li>Ch 4.1 added note about affected IDE pins</li> </ul>
	2010-04-21	AG	- battery voltage range is 2.5V – 3.6V
TME-CEM-ECO-R2V1	2010-06-11	JR	- PWR_BTN, WAKE don't trigger ACPI events
TME-CEM-ECO-R2V2	2010-09-09	РК	Ch. 1.3: Article numbers corrected