512MB DDR SDRAM SO-DIMM

512MB DDR SDRAM SO-DIMM based on 64MX8, 4Banks, 2.6V DDR SDRAM with SPD

Features

.Performance range   (Bandwidth: 3.2 GB/sec)

Part No.	Max Freq. (Clock)	Speed Grade
77.G1737.440	200MHz(5ns@CL3)	400 Mpbs

- Power supply Vdd: 2.6V +/-0.2V
- MRS cycle with address key programs
- CAS Latency (Access from column address):2.5,3
- Burst length ;2, 4, 8
- Data scramble ;Sequential & Interleave
- Serial presence detect with EEPROM
- SSTL-2 interface
- Differential clock input
- Compliance With RoHS
- Compliance With CE
- Auto Refresh and self Refresh Modes
  64ms, 8192-cycle refresh
- Operating Temperature Rang:
- Commercial 0°C $\leqq$ TA $\leqq$ 70°C
- Industrial -40°C $\leqq$ TC $\leqq$ 95°C

Description

This module is 64M bit x 64 Double Data Rate SDRAM high density memory modules based on first generation of 512Mb DDR SDRAM respectively.

It consists of eight CMOS 64M x8 bit with 4banks Double Data Rate SDRAMs in 66pin TSOP-II(400mil) packages mounted on a 200pin glass-epoxy substrate. Four 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each DDR SDRAM.

Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS. Range of operating frequencies, programmable latencies and burst lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

Apacer
Access the best

Pin Description:

Symbol	Type	Polarity	Function
CK0 - CK2, $\overline{CK}$0 - $\overline{CK}$2	Input	Cross point	The system clock inputs. All address and command lines are sampled on the cross point of the rising edge of CK and falling edge of $\overline{CK}$. A Delay Locked Loop (DLL) circuit is driven from the clock inputs and output timing for read operations is synchronized to the input clock.
CKE0, CKE1	Input	Active High	Activates the DDR SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode or the Self Refresh mode.
$\overline{S}$0, $\overline{S}$1	Input	Active Low	Enables the associated DDR SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. Physical Bank 0 is selected by $\overline{S}$0; Bank 1 is selected by $\overline{S}$1.
$\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$	Input	Active Low	When sampled at the cross point of the rising edge of CK and falling edge of $\overline{CK}$, $\overline{CAS}$, $\overline{RAS}$, and $\overline{WE}$ define the operation to be executed by the SDRAM.
BA0 - BA1	Input	—	Selects which DDR SDRAM bank of four is activated.
A0 - A9, A11-A12 A10/AP	Input	—	During a Bank Activate command cycle, defines the row address when sampled at the cross point of the rising edge of CK and falling edge of $\overline{CK}$. During a Read or Write command cycle, defines the column address when sampled at the cross point of the rising edge of CK and falling edge of $\overline{CK}$. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0 or BA1. If AP is low, then BA0 and BA1 are used to define which bank to precharge.
DQ0 - DQ63	In/Out	—	Data Bit Input/Output pins.
CB0 - CB7	In/Out	—	Data Check Bit Input/Output pins. Not used on x64 modules.
DM0 - DM8	Input	Active High	The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. In Read mode, DM lines have no effect. DM8 is associated with check bits CB0-CB7, and is not used on x64 modules.
DQS0 - DQS8	In/Out	—	The data strobes, associated with one data byte, sourced with data transfers. In Write mode, the data strobe is sourced by the controller and is centered in the data window. In Read mode, the data strobe is sourced by the DDR SDRAMs and is sent at the leading edge of the data window. DQS8 is associated with check bits CB0-CB7, and is not used on x64 modules.
V_{DD}, V_{DD}SPD, V_{SS}	Supply	—	Power supplies for core, I/O, Serial Presence Detect, and ground for the module.
V_{DD}ID	Out	—	Defines relationship of V_{DD} and V_{DD}Q. If V_{DD}ID is open, V_{DD} = V_{DD}Q; if V_{DD}ID is pulled to V_{SS}, $V_{DD} \neq V_{DD}$Q. This line should be pulled high through 10 KΩ on the host board.
SDA	In/Out	—	This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be connected to V_{DD} to act as a pull up.
SCL	Input	—	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from SCL to V_{DD} to act as a pull up.
SA0 - SA2	Input	—	Address pins used to select the Serial Presence Detect.

Apacer
Access the best

Pinout:

Pin #	Front Side	Pin #	Back Side	Pin #	Front Side	Pin #	Back Side	Pin #	Front Side	Pin #	Back Side
1	V_{REF}	2	V_{REF}	51	V_{SS}	52	V_{SS}	101	A9	102	A8	151	DQ42	152	DQ46
3	V_{SS}	4	V_{SS}	53	DQ19	54	DQ23	103	V_{SS}	104	V_{SS}	153	DQ43	154	DQ47
5	DQ0	6	DQ4	55	DQ24	56	DQ28	105	A7	106	A6	155	V_{DD}	156	V_{DD}
7	DQ1	8	DQ5	57	V_{DD}	58	V_{DD}	107	A5	108	A4	157	V_{DD}	158	$\overline{CK1}$
9	V_{DD}	10	V_{DD}	59	DQ25	60	DQ29	109	A3	110	A2	159	V_{SS}	160	CK1
11	DQS0	12	DM0	61	DQS3	62	DM3	111	A1	112	A0	161	V_{SS}	162	V_{SS}
13	DQ2	14	DQ6	63	V_{SS}	64	V_{SS}	113	V_{DD}	114	V_{DD}	163	DQ48	164	DQ52
15	V_{SS}	16	V_{SS}	65	DQ26	66	DQ30	115	A10/AP	116	BA1	165	DQ49	166	DQ53
17	DQ3	18	DQ7	67	DQ27	68	DQ31	117	BA0	118	$\overline{RAS}$	167	V_{DD}	168	V_{DD}
19	DQ8	20	DQ12	69	V_{DD}	70	V_{DD}	119	$\overline{WE}$	120	$\overline{CAS}$	169	DQS6	170	DM6
21	V_{DD}	22	V_{DD}	71	CB0	72	CB4	121	$\overline{S0}$	122	$\overline{S1}$	171	DQ50	172	DQ54
23	DQ9	24	DQ13	73	CB1	74	CB5	123	DU	124	DU	173	V_{SS}	174	V_{SS}
25	DQS1	26	DM1	75	V_{SS}	76	V_{SS}	125	V_{SS}	126	V_{SS}	175	DQ51	176	DQ55
27	V_{SS}	28	V_{SS}	77	DQS8	78	DM8	127	DQ32	128	DQ36	177	DQ56	178	DQ60
29	DQ10	30	DQ14	79	CB2	80	CB6	129	DQ33	130	DQ37	179	V_{DD}	180	V_{DD}
31	DQ11	32	DQ15	81	V_{DD}	82	V_{DD}	131	V_{DD}	132	V_{DD}	181	DQ57	182	DQ61
33	V_{DD}	34	V_{DD}	83	CB3	84	CB7	133	DQS4	134	DM4	183	DQS7	184	DM7
35	CK0	36	V_{DD}	85	DU	86	DU ($\overline{RESET}$)	135	DQ34	136	DQ38	185	V_{SS}	186	V_{SS}
37	$\overline{CK0}$	38	V_{SS}	87	V_{SS}	88	V_{SS}	137	V_{SS}	138	V_{SS}	187	DQ58	188	DQ62
39	V_{SS}	40	V_{SS}	89	CK2	90	V_{SS}	139	DQ35	140	DQ39	189	DQ59	190	DQ63
41	DQ16	42	DQ20	91	$\overline{CK2}$	92	V_{DD}	141	DQ40	142	DQ44	191	V_{DD}	192	V_{DD}
43	DQ17	44	DQ21	93	V_{DD}	94	V_{DD}	143	V_{DD}	144	V_{DD}	193	SDA	194	SA0
45	V_{DD}	46	V_{DD}	95	CKE1	96	CKE0	145	DQ41	146	DQ45	195	SCL	196	SA1
47	DQS2	48	DM2	97	DU (A13)	98	DU (BA2)	147	DQS5	148	DM5	197	V_{DD}SPD	198	SA2
49	DQ18	50	DQ22	99	A12	100	A11	149	V_{SS}	150	V_{SS}	199	V_{DD}ID	200	DU

Note: Pins 71, 72, 73, 74, 77, 78, 79, 80, 83, 84 are reserved for x72 variants of this module and are not used on the x64 versions.

Note: Pin 86 is reserved for a registered variant of this module and is not used on the unbuffered version.

**Note:** Pins 89, 91are reserved for x72 modules or registered modules.

Note: Pin 97 reserved for higher density memories, requiring A13

Note: Pin 98 reserved for devices with eight banks, requiring BA2

FUNCTIONAL BLOCK DIAGRAM

#Unless otherwise noted, resistor values are 22 Ω ± 5%

Serial Presence Detect (SPD)

Note: DQ wiring may differ from that described in this drawing; however DQ/DM/DQS relationships are maintained as shown.
V_{DD}ID strap connections:
(for memory device V_{DD}, $V_{DD}Q$)
Strap out (open): $V_{DD} = V_{DD}Q$
Strap in (closed): $V_{DD} \neq V_{DD}Q$

PACKAGE DIMENSIONS

Front

67.60 mm nom.

DDR SDRAMs   **DDR SDRAMs**   **SPD**

Side

1.9 mm max.

20.00 mm

31.75 mm

1   **39** **41**   **199**

2.15 mm+-0.1   4.20 mm+-0.1   2.45 mm+-0.1

47.40 mm+-0.1

1.9 mm max.

**Voltage
Key**

0.60 mm+-0.1

1.8 mm+-0.1

2.7 mm+-0.1

4.0 mm+-0.1

1.00 mm+-0.1

Left key position:
$V_{DD} = V_{DD}Q = 2.5$ V

Right key position:
Reserved

TOLERANCES ON ALL DIMENSIONS +/-0.13 UNLESS OTHERWISE SPECIFIED.

Apacer
Access the best

V58C2512(804/404/164)SD
HIGH PERFORMANCE 512 Mbit DDR SDRAM
4 BANKS X 16Mbit X 8 (804)
4 BANKS X 32Mbit X 4 (404)
4 BANKS X 8Mbit X 16 (164)

	4	5	6	75
	DDR500	DDR400	DDR333	DDR266
Clock Cycle Time ($t_{CK2.5}$)	-	6ns	6ns	7.5ns
Clock Cycle Time (t_{CK3})	4ns	5ns	-	-
System Frequency ($f_{CK\ max}$)	250 MHz	200 MHz	166 MHz	133 MHz

Features

- High speed data transfer rates with system frequency up to 250MHz
- Data Mask for Write Control
- Four Banks controlled by BA0 & BA1
- Programmable $\overline{CAS}$ Latency: 2.5, 3
- Programmable Wrap Sequence: Sequential or Interleave
- Programmable Burst Length:
  2, 4, 8 for Sequential Type
  2, 4, 8 for Interleave Type
- Automatic and Controlled Precharge Command
- Power Down Mode
- Auto Refresh and Self Refresh
- Refresh Interval: 8192 cycles/64 ms
- Available in 60 Ball FBGA AND 66 Pin TSOP II
- SSTL-2 Compatible I/Os
- Double Data Rate (DDR)
- Bidirectional Data Strobe (DQS) for input and output data, active on both edges
- On-Chip DLL aligns DQ and DQs transitions with CK transitions
- Differential clock inputs CK and $\overline{CK}$
- Power Supply 2.5V ± 0.2V
- tRAS lockout supported
- Concurrent auto precharge option is supported

Description

The V58C2512(804/404/164)SD is a four bank DDR DRAM organized as 4 banks x 16Mbit x 8 (804), 4 banks x 32Mbit x 4 (404), 4 banks x 8Mbit x 16 (164). The V58C2512(804/404/164)SD achieves high speed data transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock.

All of the control, address, circuits are synchronized with the positive edge of an externally supplied clock. I/O transactions are occurring on both edges of DQS.

Operating the four memory banks in an interleaved fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate is possible depending on burst length, CAS latency and speed grade of the device.

Device Usage Chart

Operating Temperature Range	Package Outline	CK Cycle Time (ns)				Power		Temperature Mark
	JEDEC 66 TSOP II 60 FBGA	-4	-5	-6	-75	Std.	L	
0°C to 70°C	•	•	•	•	•	•	•	Blank

Part Number Information

```
    1   2  3   4    5      6 7 8 9 10    11  12  13  14   15  16 17 18   19
    V   5  8   C    2      5 1 2 8 0     4   S   D         I  5
```

ProMOS

ORGANIZATION & REFRESH

32Mx4, 4K : 12840	8Mx16, 4K : 12816
16Mx8, 4K : 12880	
64Mx4, 8K : 25640	16Mx16, 8K : 25616
32Mx8, 8K : 25680	8Mx32, 4K : 25632
128Mx4, 8K : 51240	32Mx16, 8K : 51216
64Mx8, 8K : 51280	
256Mx4, 8K : G0140	64Mx16, 8K : G0116
128Mx8, 8K : G0180	

TYPE
58 : DDR

CMOS

VOLTAGE
2 :   2.5 V

BANKS
2 : 2 BANKS   **I/O**
4 : 4 BANKS   S: SSTL_2
8 : 8 BANKS

REV CODE

SPECIAL FEATURE
L : LOW POWER GRADE
U : ULTRA LOW POWER GRADE

TEMPERATURE
BLANK: 0 - 70℃
I :   -40 - 85℃
H :   -40 - 105℃
E :   -40 - 125℃

SPEED
8 : 125MHz @CL3-3-3   5D : 200MHz @CL2-3-3
75 : 133MHz @CL2.5-3-3   45 : 220MHz @CL3-3-3
7 : 133MHz @CL2-2-2   4 : 250MHz @CL3-3-3
6 : 166MHz @CL2.5-3-3   36 : 275MHz @CL4-4-4
5 : 200MHz @CL3-3-3   33 : 300MHz @CL4-4-4
5B : 200MHz @CL2.5-3-3

PACKAGE

RoHS	GREEN	PACKAGE DESCRIPTION
	I	TSOP
	J	FBGA
H		144-BGA

*RoHS: Restriction of Hazardous Substances
*GREEN: RoHS-compliant and Halogen-Free

60-Ball FBGA PIN OUT

(x4)

1	2	3		7	8	9
V_{SSQ}	NC	V_{SS}	**A**	V_{DD}	NC	V_{DDQ}
NC	V_{DDQ}	DQ_3	**B**	DQ_0	V_{SSQ}	NC
NC	V_{SSQ}	NC	**C**	NC	V_{DDQ}	NC
NC	V_{DDQ}	DQ_2	**D**	DQ_1	V_{SSQ}	NC
NC	V_{SSQ}	DQS	**E**	NC	V_{DDQ}	NC
V_{REF}	V_{SS}	DM	**F**	NC	V_{DD}	NC
CK	$\overline{CK}$		**G**	$\overline{WE}$	$\overline{CAS}$	
A_{12}	CKE		**H**	$\overline{RAS}$	$\overline{CS}$	
A_{11}	A_9		**J**	BA_1	BA_0	
A_8	A_7		**K**	A_0	AP/A_{10}	
A_6	A_5		**L**	A_2	A_1	
A_4	V_{SS}		**M**	V_{DD}	A_3	

X4 Device Ball Pattern

(x8)

1	2	3		7	8	9
V_{SSQ}	DQ_7	V_{SS}	**A**	V_{DD}	DQ_0	V_{DDQ}
NC	V_{DDQ}	DQ_6	**B**	DQ1	V_{SSQ}	NC
NC	V_{SSQ}	DQ_5	**C**	DQ2	V_{DDQ}	NC
NC	V_{DDQ}	DQ_4	**D**	DQ3	V_{SSQ}	NC
NC	V_{SSQ}	DQS	**E**	NC	V_{DDQ}	NC
V_{REF}	V_{SS}	DM	**F**	NC	V_{DD}	NC
CK	$\overline{CK}$		**G**	$\overline{WE}$	$\overline{CAS}$	
A_{12}	CKE		**H**	$\overline{RAS}$	$\overline{CS}$	
A_{11}	A_9		**J**	BA_1	BA_0	
A_8	A_7		**K**	A_0	AP/A_{10}	
A_6	A_5		**L**	A_2	A_1	
A_4	V_{SS}		**M**	V_{DD}	A_3	

X8 Device Ball Pattern

(x16)

| 1	2	3		7	8	9
V_{SSQ}	DQ_{15}	V_{SS}	**A**	V_{DD}	DQ_0	V_{DDQ}
DQ_{14}	V_{DDQ}	DQ_{13}	**B**	DQ_2	V_{SSQ}	DQ_1
DQ_{12}	V_{SSQ}	DQ_{11}	**C**	DQ_4	V_{DDQ}	DQ_3
DQ_{10}	V_{DDQ}	DQ_9	**D**	DQ_6	V_{SSQ}	DQ_5
DQ_8	V_{SSQ}	$\overline{UDQS}$	**E**	$\overline{LDQS}$	V_{DDQ}	DQ_7
V_{REF}	V_{SS}	UDM	**F**	LDM	V_{DD}	NC
CK	$\overline{CK}$		**G**	$\overline{WE}$	$\overline{CAS}$	
A_{12}	CKE		**H**	$\overline{RAS}$	$\overline{CS}$	
A_{11}	A_9		**J**	BA_1	BA_0	
A_8	A_7		**K**	A_0	AP/A_{10}	
A_6	A_5		**L**	A_2	A_1	
A_4	V_{SS}		**M**	V_{DD}	A_3	

X16 Device Ball Pattern

PIN A1 INDEX

TOP VIEW
(See the ball through the package)

66 Pin Plastic TSOP-II
PIN CONFIGURATION

32Mb x 16
64Mb x 8
128Mb x 4

Left side (Pin 1–33) — columns: 32Mb x16 | 64Mb x8 | 128Mb x4

32Mb x16	64Mb x8	128Mb x4	Pin
V_{DD}	V_{DD}	V_{DD}	1
DQ_0	DQ_0	NC	2
V_{DDQ}	VDDQ	VDDQ	3
DQ_1	NC	NC	4
DQ_2	DQ_1	DQ_0	5
V_{SSQ}	V_{SSQ}	V_{SSQ}	6
DQ_3	NC	NC	7
DQ_4	DQ_2	NC	8
V_{DDQ}	V_{DDQ}	V_{DDQ}	9
DQ_5	NC	NC	10
DQ_6	DQ_3	DQ_1	11
V_{SSQ}	V_{SSQ}	V_{SSQ}	12
DQ_7	NC	NC	13
NC	NC	NC	14
V_{DDQ}	V_{DDQ}	V_{DDQ}	15
LDQS	NC	NC	16
NC	NC	NC	17
V_{DD}	V_{DD}	V_{DD}	18
NC	NC	NC	19
LDM	NC	NC	20
$\overline{WE}$	$\overline{WE}$	$\overline{WE}$	21
$\overline{CAS}$	$\overline{CAS}$	$\overline{CAS}$	22
$\overline{RAS}$	$\overline{RAS}$	$\overline{RAS}$	23
$\overline{CS}$	$\overline{CS}$	$\overline{CS}$	24
NC	NC	NC	25
BA0	BA0	BA0	26
BA1	BA1	BA1	27
AP/A10	AP/A10	AP/A10	28
A_0	A_0	A_0	29
A_1	A_1	A_1	30
A_2	A_2	A_2	31
A_3	A_3	A_3	32
V_{DD}	V_{DD}	V_{DD}	33

Center box: 66 PIN TSOP (II) (400mil x 875 mil)
Bank Address BA0-BA1
Row Address A0-A12
Auto Precharge A10

Right side (Pin 34–66) — columns: 128Mb x4 | 64Mb x8 | 32Mb x16

Pin	128Mb x4	64Mb x8	32Mb x16
66	V_{SS}	V_{SS}	V_{SS}
65	NC	DQ_7	DQ_{15}
64	V_{SSQ}	V_{SSQ}	V_{SSQ}
63	NC	NC	DQ_{14}
62	DQ_3	DQ_6	DQ_{13}
61	V_{DDQ}	V_{DDQ}	V_{DDQ}
60	NC	NC	DQ_{12}
59	NC	DQ_5	DQ_{11}
58	V_{SSQ}	V_{SSQ}	V_{SSQ}
57	NC	NC	DQ_{10}
56	DQ_2	DQ_4	DQ_9
55	V_{DDQ}	V_{DDQ}	V_{DDQ}
54	NC	NC	DQ_8
53	NC	NC	NC
52	V_{SSQ}	V_{SSQ}	V_{SSQ}
51	DQS	DQS	UDQS
50	NC	NC	NC
49	V_{REF}	V_{REF}	V_{REF}
48	V_{SS}	V_{SS}	V_{SS}
47	DM	DM	UDM
46	$\overline{CK}$	$\overline{CK}$	$\overline{CK}$
45	CK	CK	CK
44	CKE	CKE	CKE
43	NC	NC	NC
42	A_{12}	A_{12}	A_{12}
41	A_{11}	A_{11}	A_{11}
40	A_9	A_9	A_9
39	A_8	A_8	A_8
38	A_7	A_7	A_7
37	A_6	A_6	A_6
36	A_5	A_5	A_5
35	A_4	A_4	A_4
34	V_{SS}	V_{SS}	V_{SS}

Pin Names

CK, $\overline{CK}$	Differential Clock Input
CKE	Clock Enable
$\overline{CS}$	Chip Select
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
$\overline{WE}$	Write Enable
DQS (UDQS, LDQS)	Data Strobe (Bidirectional)
A_0–A_{12}	Address Inputs
BA_0, BA_1	Bank Select

DQ's	Data Input/Output
DM (UDM, LDM)	Data Mask
V_{DD}	Power
V_{SS}	Ground
V_{DDQ}	Power for I/O's
V_{SSQ}	Ground for I/O's
NC	Not connected
V_{REF}	Reference Voltage for Inputs

Block Diagram

64M x 8

Column Addresses
A_0 - A9, A_{11}, AP, BA_0, BA_1

Row Addresses
A_0 - A_{12}, BA_0, BA_1

Column address counter

Column address buffer

Row address buffer

Refresh Counter

Row decoder

Memory array

Bank 0

8192 x 2048

Column decoder

Sense amplifier & I(O) bus

Row decoder

Memory array

Bank 1

8192 x 2048

Column decoder

Sense amplifier & I(O) bus

Row decoder

Memory array

Bank 2

8192 x 2048

Column decoder

Sense amplifier & I(O) bus

Row decoder

Memory array

Bank 3

8192 x 2048

Column decoder

Sense amplifier & I(O) bus

Input buffer

Output buffer

DQ_0-DQ_7

Control logic & timing generator

CK, $\overline{CK}$

DLL

Strobe Gen.

DQS

Data Strobe

$\overline{CK}$ CK CKE $\overline{CS}$ $\overline{RAS}$ $\overline{CAS}$ $\overline{WE}$ DM

Block Diagram

128M x 4

Column Addresses
A_0 - A_9, A_{11}, A_{12}, AP, BA_0, BA_1

Row Addresses
A_0 - A_{12}, BA_0, BA_1

Column address counter

Column address buffer

Row address buffer

Refresh Counter

Row decoder

Column decoder
Sense amplifier & I(O) bus

Memory array

Bank 0

8192 x 4096

Row decoder

Column decoder
Sense amplifier & I(O) bus

Memory array

Bank 1

8192 x 4096

Row decoder

Column decoder
Sense amplifier & I(O) bus

Memory array

Bank 2

8192 x 4096

Row decoder

Column decoder
Sense amplifier & I(O) bus

Memory array

Bank 3

8192 x 4096

Input buffer

Output buffer

Control logic & timing generator

DQ_0-DQ_3

CK, $\overline{CK}$

DLL

Strobe Gen.

DQS

Data Strobe

$\overline{CK}$ CK CKE $\overline{CS}$ $\overline{RAS}$ $\overline{CAS}$ $\overline{WE}$ DM

Block Diagram

32M x 16

Column Addresses
$A_0 - A_9$, AP, BA_0, BA_1

Row Addresses
$A_0 - A_{12}$, BA_0, BA_1

| Column address counter | Column address buffer | Row address buffer | Refresh Counter |

Row decoder — Row decoder — Row decoder — Row decoder

Column decoder / Sense amplifier & I(O) bus

Memory array Bank 0 — 8192 x 1024
Memory array Bank 1 — 8192 x 1024
Memory array Bank 2 — 8192 x 1024
Memory array Bank 3 — 8192 x 1024

Input buffer | Output buffer

Control logic & timing generator

DQ_0-DQ_{15}

CK, $\overline{CK}$ → DLL

DQS ← Strobe Gen.

Data Strobe

$\overline{CK}$　CK　CKE　$\overline{CS}$　$\overline{RAS}$　$\overline{CAS}$　$\overline{WE}$　DM

Capacitance*

T_A = 0 to 70°C, V_{CC} = 2.5V ± 0.2V, f = 1 Mhz

Input Capacitance	Symbol	Min	Max	Unit
BA0, BA1, CKE, $\overline{CS}$, $\overline{RAS}$, ($\overline{CAS}$, A0-A11, $\overline{WE}$)	C_{INI}	2	3.0	pF
Input Capacitance (CK, $\overline{CK}$)	C_{IN2}	2	3.0	pF
Data & DQS I/O Capacitance	C_{OUT}	4	5	pF
Input Capacitance (DM)	C_{IN3}	4	5.0	pF

*Note: Capacitance is sampled and not 100% tested.

Absolute Maximum Ratings*

Operating temperature range ....0 to 70 °C
Storage temperature range ....-55 to 150 °C
V_{DD}Supply Voltage Relative to V_{SS}.....-1V to +3.6V
V_{DDQ} Supply Voltage Relative to V_{SS}
....-1V to +3.6V
VREF and Inputs Voltage Relative to V_{SS}
....-1V to +3.6V
I/O Pins Voltage Relative to V_{SS}
....-0.5V to V_{DDQ}+0.5V
Power dissipation .... 1.6 W
Data out current (short circuit) .... 50 mA

*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Signal Pin Description

Pin	Type	Signal	Polarity	Function
CK $\overline{\text{CK}}$	Input	Pulse	Positive Edge	The system clock input. All inputs except DQs and DMs are sampled on the rising edge of CK.
CKE	Input	Level	Active High	Activates the CK signal when high and deactivates the CK signal when low, thereby initiates either the Power Down mode, or the Self Refresh mode.
$\overline{\text{CS}}$	Input	Pulse	Active Low	$\overline{\text{CS}}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{\text{RAS}}, \overline{\text{CAS}}$ $\overline{\text{WE}}$	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$, and $\overline{\text{WE}}$ define the command to be executed by the SDRAM.
DQS	Input/ Output	Pulse	Active High	Active on both edges for data input and output. Center aligned to input data Edge aligned to output data
A_0 - A_{12}	Input	Level	—	During a Bank Activate command cycle, A_0-A_{12} defines the row address (RA_0-RA_{12}) when sampled at the rising clock edge. During a Read or Write command cycle, A_0-A_n defines the column address (CA_0-CA_n) when sampled at the rising clock edge.CAn depends on the SDRAM organization: 64M x 8 DDR CA_n = CA_9, A_{11} 128M x 4 DDR CA_n=CA_9, A_{11}, A_{12} 32M x 16 DDR CA_n = CA_9 In addition to the column address, A_{10}(=AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A_{10} is high, autoprecharge is selected and BA_0, BA_1 defines the bank to be precharged. If A_{10} is low, autoprecharge is disabled. During a Precharge command cycle, A_{10}(=AP) is used in conjunction with BA_0 and BA_1 to control which bank(s) to precharge. If A_{10} is high, all four banks will be precharged simultaneously regardless of state of BA_0 and BA_1.
BA_0, BA_1	Input	Level	—	Selects which bank is to be active.
DQx	Input/ Output	Level	—	Data Input/Output pins operate in the same manner as on conventional DRAMs.
DM, LDM, UDM	Input	Pulse	Active High	In Write mode, DM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if is high for x 16 LDM corresponds to data on DQ_0-DQ_7, UDM corresponds to data on DQ_8-DQ_{15}.
V_{DD}, V_{SS}	Supply			Power and ground for the input buffers and the core logic.
V_{DDQ} V_{SSQ}	Supply	—	—	Isolated power supply and ground for the output buffers to provide improved noise immunity.
V_{REF}	Input	Level	—	SSTL Reference Voltage for Inputs

Functional Description

- Power-Up Sequence
  The following sequence is required for POWER UP.
    1. Apply power and attempt to maintain CKE at a low state (all other inputs may be undefined.)
       - Apply V_{DD} before or at the same time as V_{DDQ}.
       - Apply V_{DDQ} before or at the same time as V_{TT} & Vref.
    2. Start clock and maintain stable condition for a minimum of 200us.
    3. The minimum of 200us after stable power and clock (CLK, $\overline{CLK}$), apply NOP & take CKE high.
    4. Precharge all banks.
    5. Issue EMRS to enable DLL.(To issue "DLL Enable" command, provide "Low" to A_0, "High" to BA_0 and "Low" to all of the rest address pins, A_1~A_{12} and BA_1)
    6. Issue a mode register set command for "DLL reset". The additional 200 cycles of clock input is required to lock the DLL. (To issue DLL reset command, provide "High" to A_8 and "Low" to BA_0)
    7. Issue precharge commands for all banks of the device.
    8. Issue 2 or more auto-refresh commands.
    9. Issue a mode register set command to initialize device operation.

Note1 Every "DLL enable" command resets DLL. Therefore sequence 6 can be skipped during power up. Instead of it, the additional 200 cycles of clock input is required to lock the DLL after enabling DLL.

Extended Mode Register Set (EMRS)

The extended mode register stores the data for enabling or disabling DLL. The default value of the extended mode register is not defined, therefore the extended mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$ and high on BA_0 (The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A_0 ~ A_{12} and BA_1 in the same cycle as $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$ low is written in the extended mode register. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A_0 is used for DLL enable or disable. "High" on BA_0 is used for EMRS. All the other address pins except A_0 and BA_0 must be set to low for proper EMRS operation. A_1 is used at EMRS to indicate I/O strength $A_1 = 0$ full strength, $A_1 = 1$ half strength. Refer to the table for specific codes.

Mode Register Set (MRS)

The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs $\overline{CAS}$ latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for a variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after EMRS setting for proper DDR SDRAM operation. The mode register is written by asserting low on $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$ and BA_0 (The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the mode register). The state of address pins $A_0 \sim A_{12}$ in the same cycle as $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$ and BA0 low is written in the mode register. Two clock cycles are required to meet t_{MRD} spec. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses $A_0 \sim A_2$, addressing mode uses A_3, $\overline{CAS}$ latency (read latency from column address) uses $A_4 \sim A_6$. A_7 is a ProMOS specific test mode during production test. A_8 is used for DLL reset. A_7 must be set to low for normal MRS operation. Refer to the table for specific codes for various burst length, addressing modes and $\overline{CAS}$ latencies.

1. MRS can be issued only at all banks precharge state.
2. Minimum tRP is required to issue MRS command.

BA$_0$	A$_n$ ~ A$_0$
0	(Existing)MRS Cycle
1	Extended Funtions(EMRS)

* RFU(Reserved for future use) should stay "0" during MRS cycle.

$\overline{CAS}$ Latency

A$_6$	A$_5$	A$_4$	Latency
0	0	0	Reserve
0	0	1	Reserve
0	1	0	2
0	1	1	3
1	0	0	Reserve
1	0	1	Reserve
1	1	0	2.5
1	1	1	Reserve

Burst Length

A$_2$	A$_1$	A$_0$	Latency	
			Sequential	Interleave
0	0	0	Reserve	Reserve
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserve	Reserve
1	0	1	Reserve	Reserve
1	1	0	Reserve	Reserve
1	1	1	Reserve	Reserve

Mode Register Set Timing

Mode Register set (MRS) or Extended Mode Register Set (EMRS) can be issued only when all banks are in the idle state.

If a MRS command is issued to reset the DLL, then an additional 200 clocks must occur prior to issuing any new command to allow time for the DLL to lock onto the clock.

Burst Mode Operation

Burst Mode Operation is used to provide a constant flow of data to memory locations (Write cycle), or from memory locations (Read cycle). Two parameters define how the burst mode will operate: burst sequence and burst length. These parameters are programmable and are determined by address bits A_0—A_3 during the Mode Register Set command. Burst type defines the sequence in which the burst data will be delivered or stored to the SDRAM. Two types of burst sequence are supported: sequential and interleave. The burst length controls the number of bits that will be output after a Read command, or the number of bits to be input after a Write command. The burst length can be programmed to values of 2, 4, or 8. See the Burst Length and Sequence table below for programming information.

Burst Length and Sequence

Burst Length	Starting Length (A_2, A_1, A_0)	Sequential Mode	Interleave Mode
2	xx0	0, 1	0, 1
	xx1	1, 0	1, 0
4	x00	0, 1, 2, 3	0, 1, 2, 3
	x01	1, 2, 3, 0	1, 0, 3, 2
	x10	2, 3, 0, 1	2, 3, 0, 1
	x11	3, 0, 1, 2	3, 2, 1, 0
8	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
	011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

Bank Activate Command

The Bank Activate command is issued by holding $\overline{CAS}$ and $\overline{WE}$ high with $\overline{CS}$ and $\overline{RAS}$ low at the rising edge of the clock. The DDR SDRAM has four independent banks, so two Bank Select addresses (BA_0 and BA_1) are supported. The Bank Activate command must be applied before any Read or Write operation can be executed. The delay from the Bank Activate command to the first Read or Write command must meet or exceed the minimum $\overline{RAS}$ to $\overline{CAS}$ delay time (t_{RCD} min). Once a bank has been activated, it must be pre-charged before another Bank Activate command can be applied to the same bank. The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time (t_{RRD} min).

Bank Activation Timing

($\overline{CAS}$ Latency = 2; Burst Length = Any)

Begin Precharge Bank A

Read Operation

With the DLL enabled, all devices operating at the same frequency within a system are ensured to have the same timing relationship between DQ and DQS relative to the CK input regardless of device density, process variation, or technology generation.

The data strobe signal (DQS) is driven off chip simultaneously with the output data (DQ) during each read cycle. The same internal clock phase is used to drive both the output data and data strobe signal off chip to minimize skew between data strobe and output data. This internal clock phase is nominally aligned to the input differential clock (CK, $\overline{CK}$) by the on-chip DLL. Therefore, when the DLL is enabled and the clock frequency is within the specified range for proper DLL operation, the data strobe (DQS), output data (DQ), and the system clock (CK) are all nominally aligned.

Since the data strobe and output data are tightly coupled in the system, the data strobe signal may be delayed and used to latch the output data into the receiving device. The tolerance for skew between DQS and DQ (t_{DQSQ}) is tighter than that possible for CK to DQ (t_{AC}) or DQS to CK (t_{DQSCK}).

Output Data (DQ) and Data Strobe (DQS) Timing Relative to the Clock (CK) During Read Cycles

($\overline{CAS}$ Latency = 2.5; Burst Length = 4)

The minimum time during which the output data (DQ) is valid is critical for the receiving device (i.e., a memory controller device). This also applies to the data strobe during the read cycle since it is tightly coupled to the output data. The minimum data output valid time (t_{DV}) and minimum data strobe valid time (t_{DQSV}) are derived from the minimum clock high/low time minus a margin for variation in data access and hold time due to DLL jitter and power supply noise.

Read Preamble and Postamble Operation

Prior to a burst of read data and given that the controller is not currently in burst read mode, the data strobe signal (DQS), must transition from Hi-Z to a valid logic low. The is referred to as the data strobe "read preamble" (t_{RPRE}). This transition from Hi-Z to logic low nominally happens one clock cycle prior to the first edge of valid data.

Once the burst of read data is concluded and given that no subsequent burst read operations are initiated, the data strobe signal (DQS) transitions from a logic low level back to Hi-Z. This is referred to as the data strobe "read postamble" (t_{RPST}). This transition happens nominally one-half clock period after the last edge of valid data.

Consecutive or "gapless" burst read operations are possible from the same DDR SDRAM device with no requirement for a data strobe "read" preamble or postamble in between the groups of burst data. The data strobe read preamble is required before the DDR device drives the first output data off chip. Similarly, the data strobe postamble is initiated when the device stops driving DQ data at the termination of read burst cycles.

Data Strobe Preamble and Postamble Timings for DDR Read Cycles

$(\overline{CAS}$ Latency = 2; Burst Length = 2)

Consecutive Burst Read Operation and Effects on the Data Strobe Preamble and Postamble

Burst Read Operation (CAS Latency = 2; Burst Length = 4)

Burst Read Operation ($\overline{CAS}$ Latency = 2; Burst Length = 4)

Precharge Operation

The Precharge command is used to deactivate the open row in a particular bank or the open row in all banks. The bank (s) will be available for a subsequent row access a specified time (t_{RP}) after the precharge command is issued. Except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A_{10} determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA_0, BA_1 select the bank. Otherwise BA_0, BA_1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A Precharge command will be treated as NOP if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging.

Auto Precharge Operation

The Auto Precharge operation can be issued by having column address A_{10} high when a Read or Write command is issued. If A_{10} is low when a Read or Write command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst sequence. When the Auto Precharge command is activated, the active bank automatically begins to precharge at the earliest possible moment during the Read or Write cycle once t_{RAS}(min) is satisfied. This device supports concurrent auto precharge if the command to the other bank does not interrupt the data transfer to the current bank.

Read with Auto Precharge

If a Read with Auto Precharge command is initiated, the DDR SDRAM will enter the precharge operation N-clock cycles measured from the last data of the burst read cycle where N is equal to the $\overline{CAS}$ latency programmed into the device. Once the autoprecharge operation has begun, the bank cannot be reactivated until the minimum precharge time (t_{RP}) has been satisfied.

Read with Autoprecharge Timing

($\overline{CAS}$ Latency = 2; Burst Length = 4)

Read with Autoprecharge Timing as a Function of $\overline{CAS}$ Latency

($\overline{CAS}$ Latency = 2, 2.5 Burst Length = 4)

| | T0 | T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | T9 |

$t_{RAS}(min)$ $t_{RP}(min)$

CK, $\overline{CK}$

Command: BA | NOP | NOP | RD AP | NOP | NOP | NOP | BA | NOP | NOP

DQS

DQ: D_0 D_1 D_2 D_3

$\overline{CAS}$ Latency=2

DQS

DQ: D_0 D_1 D_2 D_3

$\overline{CAS}$ Latency=2.5

Precharge Timing During Read Operation

For the earliest possible Precharge command without interrupting a Read burst, the Precharge command may be issued on the rising clock edge which is $\overline{CAS}$ latency (CL) clock cycles before the end of the Read burst. A new Bank Activate (BA) command may be issued to the same bank after the $\overline{RAS}$ precharge time (t_{RP}). A Precharge command can not be issued until t_{RAS}(min) is satisfied.

Read with Precharge Timing as a Function of $\overline{CAS}$ Latency

($\overline{CAS}$ Latency = 2, 2.5; Burst Length = 4)

Burst Stop Command

The Burst Stop command is valid only during burst read cycles and is initiated by having $\overline{RAS}$ and $\overline{CAS}$ high with $\overline{CS}$ and $\overline{WE}$ low at the rising edge of the clock. When the Burst Stop command is issued during a burst Read cycle, both the output data (DQ) and data strobe (DQS) go to a high impedance state after a delay (L_{BST}) equal to the $\overline{CAS}$ latency programmed into the device. If the Burst Stop command is issued during a burst Write cycle, the command will be treated as a NOP command.

Read Terminated by Burst Stop Command Timing

($\overline{CAS}$ Latency = 2, 2.5; Burst Length = 2)

Read Interrupted by a Precharge

A Burst Read operation can be interrupted by a precharge of the same bank. The Precharge command to Output Disable latency is equivalent to the $\overline{CAS}$ latency.

Read Interrupted by a Precharge Timing

($\overline{CAS}$ Latency = 2, 2.5;   Burst Length = 4)

Burst Write Operation

The Burst Write command is issued by having $\overline{CS}$, $\overline{CAS}$, and $\overline{WE}$ low while holding $\overline{RAS}$ high at the rising edge of the clock. The address inputs determine the starting column address. The memory controller is required to provide an input data strobe (DQS) to the DDR SDRAM to strobe or latch the input data (DQ) and data mask (DM) into the device. During Write cycles, the data strobe applied to the DDR SDRAM is required to be nominally centered within the data (DQ) and data mask (DM) valid windows. The data strobe must be driven high nominally one clock after the write command has been registered. Timing parameters t_{DQSS}(min) and t_{DQSS}(max) define the allowable window when the data strobe must be driven high.

Input data for the first Burst Write cycle must be applied one clock cycle after the Write command is registered into the device (WL=1). The input data valid window is nominally centered around the midpoint of the data strobe signal. The data window is defined by DQ to DQS setup time (t_{QDQSS}) and DQ to DQS hold time (t_{QDQSH}). All data inputs must be supplied on each rising and falling edge of the data strobe until the burst length is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored.

Write Preamble and Postamble Operation

Prior to a burst of write data and given that the controller is not currently in burst write mode, the data strobe signal (DQS), must transition from Hi-Z to a valid logic low. This is referred to as the data strobe "write preamble". This transition from Hi-Z to logic low nominally happens on the falling edge of the clock after the write command has been registered by the device. The preamble is explicitly defined by a setup time (t_{WPRES}(min)) and hold time (t_{WPREH}(min)) referenced to the first falling edge of CK after the write command.

Burst Write Timing

(CAS Latency = Any; Burst Length = 4)

Once the burst of write data is concluded and given that no subsequent burst write operations are initiated, the data strobe signal (DQS) transitions from a logic low level back to Hi-Z. This is referred to as the data strobe "write postamble". This transition happens nominally one-half clock period after the last data of the burst cycle is latched into the device.

Write Interrupted by a Precharge

A Burst Write can be interrupted before completion of the burst by a Precharge command, with the only restriction being that the interval that separates the commands be at least one clock cycle.

Write Interrupted by a Precharge Timing

$(\overline{CAS}$ Latency = 2; Burst Length = 8)

Data is masked by DM input

Data is masked by Precharge Command DQS input ignored

Write with Auto Precharge

If A10 is high when a Write command is issued, the Write with auto Precharge function is performed. Any new command to the same bank should not be issued until the internal precharge is completed. The internal precharge begins after keeping t_{WR} (min.).

Write with Auto Precharge Timing

$(\overline{CAS}$ Latency = Any; Burst Length = 4)

Begin Autoprecharge

Precharge Timing During Write Operation

Precharge timing for Write operations in DRAMs requires enough time to satisfy the write recovery requirement. This is the time required by a DRAM sense amp to fully store the voltage level. For DDR SDRAMs, a timing parameter (t_{WR}) is used to indicate the required amount of time between the last valid write operation and a Precharge command to the same bank.

The "write recovery" operation begins on the rising clock edge after the last DQS edge that is used to strobe in the last valid write data. "Write recovery" is complete on the next 2nd rising clock edge that is used to strobe in the Precharge command.

Write with Precharge Timing

($\overline{CAS}$ Latency = Any; Burst Length = 4)

Data Mask Function

The DDR SDRAM has a Data Mask function that is used in conjunction with the Write cycle, but not the Read cycle. When the Data Mask is activated (DM high) during a Write operation, the Write is blocked (Mask to Data Latency = 0).

When issued, the Data Mask must be referenced to both the rising and falling edges of Data Strobe.

Data Mask Timing

($\overline{CAS}$ Latency = Any; Burst Length = 8)

Burst Interruption

Read Interrupted by a Read

A Burst Read can be interrupted before completion of the burst by issuing a new Read command to any bank. When the previous burst is interrupted, the remaining addresses are overridden with a full burst length starting with the new address. The data from the first Read command continues to appear on the outputs until the $\overline{CAS}$ latency from the interrupting Read command is satisfied. At this point, the data from the interrupting Read command appears on the bus. Read commands can be issued on each rising edge of the system clock. It is illegal to interrupt a Read with autoprecharge command with a Read command.

Read Interrupted by a Read Command Timing

($\overline{CAS}$ Latency = 2; Burst Length = 4)

Read Interrupted by a Write

To interrupt a Burst Read with a Write command, a Burst Stop command must be asserted to stop the burst read operation and 3-state the DQ bus. Additionally, control of the DQS bus must be turned around to allow the memory controller to drive the data strobe signal (DQS) into the DDR SDRAM for the write cycles. Once the Burst Stop command has been issued, a Write command can not be issued until a minimum delay or latency (L_{BST}) has been satisfied. This latency is measured from the Burst Stop command and is equivalent to the CAS latency programmed into the mode register. In instances where $\overline{CAS}$ latency is measured in half clock cycles, the minimum delay (L_{BST}) is rounded up to the next full clock cycle (i.e., if CL=2 then L_{BST}=2, if CL=2.5 then L_{BST}=3). It is illegal to interrupt a Read with autoprecharge command with a Write command.

Read Interrupted by Burst Stop Command Followed by a Write Command Timing

($\overline{CAS}$ Latency = 2; Burst Length = 4)

Write Interrupted by a Write

A Burst Write can be interrupted before completion by a new Write command to any bank. When the previous burst is interrupted, the remaining addresses are overridden with a full burst length starting with the new address. The data from the first Write command continues to be input into the device until the Write Latency of the interrupting Write command is satisfied (WL=1) At this point, the data from the interrupting Write command is input into the device. Write commands can be issued on each rising edge of the system clock. It is illegal to interrupt a Write with autoprecharge command with a Write command.

Write Interrupted by a Write Command Timing

($\overline{CAS}$ Latency = Any; Burst Length = 4)

Write Interrupted by a Read

A Burst Write can be interrupted by a Read command to any bank. If a burst write operation is interrupted prior to the end of the burst operation, then the last two pieces of input data prior to the Read command must be masked off with the data mask (DM) input pin to prevent invalid data from being written into the memory array. Any data that is present on the DQ pins coincident with or following the Read command will be masked off by the Read command and will not be written to the array. The memory controller must give up control of both the DQ bus and the DQS bus at least one clock cycle before the read data appears on the outputs in order to avoid contention. In order to avoid data contention within the device, a delay is required (t_{WTR}) from the first positive CK edge after the last desired data in the pair t_{WTR} before a Read command can be issued to the device. It is illegal to interrupt a Write with autoprecharge command with a Read command.

Write Interrupted by a Read Command Timing

($\overline{CAS}$ Latency = 2; Burst Length = 8)

Data is masked by DM input

Data is masked by Read command DQS input ignored

Auto Refresh

The Auto Refresh command is issued by having $\overline{CS}$, $\overline{RAS}$, and $\overline{CAS}$ held low with CKE and $\overline{WE}$ high at the rising edge of the clock. All banks must be precharged and idle for a t_{RP}(min) before the Auto Refresh command is applied. No control of the address pins is required once this cycle has started because of the internal address counter. When the Auto Refresh cycle has completed, all banks will be in the idle state. A delay between the Auto Refresh command and the next Activate command or subsequent Auto Refresh command must be greater than or equal to the t_{RFC}(min). Commands may not be issued to the device once an Auto Refresh cycle has begun. $\overline{CS}$ input must remain high during the refresh period or NOP commands must be registered on each rising edge of the CK input until the refresh period is satisfied.

Auto Refresh Timing

Self Refresh

A self refresh command is defined by having $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and CKE held low with $\overline{WE}$ high at the rising edge of the clock (CK). Once the self refresh command is initiated, CKE must be held low to keep the device in self refresh mode. During the self refresh operation, all inputs except CKE are ignored. The clock is internally disabled during self refresh operation to reduce power consumption. The self refresh is exited by supplying stable clock input before returning CKE high, asserting deselect or NOP command and then asserting CKE high for longer than t_{SREX} for locking of DLL. The auto refresh is required before self refresh entry and after self refresh exit.

Power Down Mode

The power down mode is entered when CKE is low and exited when CKE is high. Once the power down mode is initiated, all of the receiver circuits except clock, CKE and DLL circuit are gated off to reduce power consumption. All banks should be in idle state prior to entering the precharge power down mode and CKE should be set high at least 1tck+tIS prior to row active command. During power down mode, refresh operations cannot be performed, therefore the device cannot remain in power down mode longer than the refresh period (t_{REF}) of the device.

TRUTH TABLE 2 – CKE

CKEn-1	CKEn	CURRENT STATE	COMMANDn	ACTIONn	NOTES
L	L	Power-Down	X	Maintain Power-Down	
		Self Refresh	X	Maintain Self Refresh	
L	H	Power-Down	DESELECT or NOP	Exit Power-Down	
		Self Refresh	DESELECT or NOP	Exit Self Refresh	5
H	L	All Banks Idle	DESELECT or NOP	Precharge Power-Down Entry	
		Bank(s) Active	DESELECT or NOP	Active Power-Down Entry	
		All Banks Idle	AUTO REFRESH	Self Refresh Entry	
H	H		See Truth Table 3		

NOTE:

1. CKE_n is the logic state of CKE at clock edge n; CKE_{n-1} was the state of CKE at the previous clock edge.

2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.

3. COMMANDn is the command registered at clock edge n, and ACTIONn is a result of COMMANDn.

4. All states and sequences not shown are illegal or reserved.

5. DESELECT or NOP commands should be issued on any clock edges occurring during the ^{t}XSR period. A minimum of 200 clock cycles is needed before applying a read command, for the DLL to lock.

DDR SDRAM SIMPLIFIED COMMAND TRUTH TABLE

Command		CKEn-1	CKEn	CS	RAS	CAS	WE	ADDR	A10/AP	BA	Note
Mode Register Set		H	X	L	L	L	L	OP code			1,2
Extended Mode Register Set		H	X	L	L	L	L	OP code			1,2
Device Deselect		H	X	H	X	X	X	X			1
No Operation				L	H	H	H				
Bank Active		H	X	L	L	H	H	RA		V	1
Read		H	X	L	H	L	H	CA	L	V	1
Read with Autoprecharge									H		1,3
Write		H	X	L	H	L	L	CA	L	V	1
Write with Autoprecharge									H		1,4
Precharge All Banks		H	X	L	L	H	L	X	H	X	1,5
Precharge selected Bank									L	V	1
Read Burst Stop		H	X	L	H	H	L	X			1
Auto Refresh		H	H	L	L	L	H	X			1
Self Refresh	Entry	H	L	L	L	L	H	X			1
	Exit	L	H	H	X	X	X	X			1
				L	H	H	H				
Precharge Power Down Mode	Entry	H	L	H	X	X	X	X			1
				L	H	H	H				1
	Exit	L	H	H	X	X	X				1
				L	H	H	H				1
Active Power Down Mode	Entry	H	L	H	X	X	X	X			1
				L	V	V	V				1
	Exit	L	H	X							1

(H=Logic High Level, L=Logic Low Level, X=Don't Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation)

Note :
1. LDM/UDM states are Don't Care. Refer to below Write Mask Truth Table.
2. OP Code(Operand Code) consists of $A_0 \sim A_{12}$ and $BA_0 \sim BA_1$ used for Mode Register setting during Extended MRS or MRS.
   Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP period from Prechagre command.
3. If a Read with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented to activated bank until CK(n+BL/2+tRP).
4. If a Write with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented to activated bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time (tWR) is needed to guarantee that the last data has been completely written.
5. If A_{10}/AP is High when Precharge command being issued, BA_0/BA_1 are ignored and all banks are selected to be precharged.

TRUTH TABLE 3 – Current State Bank n - Command to Bank n

CURRENT STATE	/CS	/RAS	/CAS	/WE	COMMAND/ACTION	NOTES
Any	H	X	X	X	DESELECT (NOP/continue previous operation)	
	L	H	H	H	NO OPERATION (NOP/continue previous operation)	
Idle	L	L	H	H	ACTIVE (select and activate row)	
	L	L	L	H	AUTO REFRESH	7
	L	L	L	L	MODE REGISTER SET	7
Row Active	L	H	L	H	READ (select column and start READ burst)	10
	L	H	L	L	WRITE (select column and start WRITE burst)	10
	L	L	H	L	PRECHARGE (deactivate row in bank or banks)	8
Read (Auto Precharge Disabled)	L	H	L	H	READ (select column and start new READ burst)	10
	L	L	H	L	PRECHARGE (truncate READ burst, start PRECHARGE)	8
	L	H	H	L	BURST TERMINATE	9
Write (Auto Precharge Disabled)	L	H	L	H	READ (select column and start READ burst)	10, 11
	L	H	L	L	WRITE (select column and start new WRITE burst)	10
	L	L	H	L	PRECHARGE (truncate WRITE burst, start PRECHARGE)	8, 11

NOTE:

1. This table applies when CKE_{n-1} was HIGH and CKE_n is HIGH (see Truth Table 2) and after ^tXSR has been met (if the previous state was self refresh).

2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.

3. Current state definitions:

    Idle: The bank has been precharged, and ^tRP has been met.

    Row Active: A row in the bank has been activated, and ^tRCD has been met. No data bursts/accesses and no register accesses are in progress.

    Read: A READ burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

    Write: A WRITE burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. DESELECT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table 3, and according to Truth Table 4.

    Precharging: Starts with registration of a PRECHARGE command and ends when ^tRP is met. Once ^tRP is met, the bank will be in the idle state.

NOTE: (continued)

Row Activating: Starts with registration of an ACTIVE command and ends when ^{t}RCD is met. Once ^{t}RCD is met, the bank will be in the "row active" state.

Read w/Auto-Precharge Enabled: Starts with registration of a READ command with AUTO PRECHARGE enabled and ends when ^{t}RP has been met. Once ^{t}RP is met, the bank will be in the idle state.

Write w/Auto-Precharge Enabled: Starts with registration of a WRITE command with AUTO PRECHARGE enabled and ends when ^{t}RP has been met. Once ^{t}RP is met, the bank will be in the idle state.

5. The following states must not be interrupted by any executable command; DESELECT or NOP commands must be applied on each positive clock edge during these states.

Refreshing: Starts with registration of an AUTO REFRESH command and ends when ^{t}RC is met. Once ^{t}RFC is met, the DDR SDRAM will be in the "all banks idle" state.

Accessing Mode Register: Starts with registration of a MODE REGISTER SET command and ends when ^{t}MRD has been met. Once ^{t}MRD is met, the DDR SDRAM will be in the "all banks idle" state.

Precharging All: Starts with registration of a PRECHARGE ALL command and ends when ^{t}RP is met. Once ^{t}RP is met, all banks will be in the idle state.

6. All states and sequences not shown are illegal or reserved.

7. Not bank-specific; requires that all banks are idle and no bursts are in progress.

8. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.

9. Not bank-specific; BURST TERMINATE affects the most recent READ burst, regardless of bank.

10. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs or WRITEs with AUTO PRECHARGE disabled.

11. Requires appropriate DM masking

TRUTH TABLE 4 – Current State Bank n - Command to Bank m

CURRENT STATE	/CS	/RAS	/CAS	/WE	COMMAND/ACTION	NOTES
Any	H	X	X	X	DESELECT (NOP/continue previous operation)	
	L	H	H	H	NO OPERATION (NOP/continue previous operation)	
Idle	X	X	X	X	Any Command Otherwise Allowed to Bank m	
Row Activating, Active, or Precharging	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start READ burst)	7
	L	H	L	L	WRITE (select column and start WRITE burst)	7
	L	L	H	L	PRECHARGE	
Read (Auto-Precharge Disabled)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start new READ burst)	7
	L	L	H	L	PRECHARGE	
Write (Auto- Precharge Disabled)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start READ burst)	7, 8
	L	H	L	L	WRITE (select column and start new WRITE burst)	7
	L	L	H	L	PRECHARGE	
Read (With Auto-Precharge)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start new READ burst)	3a, 7
	L	H	L	L	WRITE (select column and start WRITE burst)	3a, 7, 9
	L	L	H	L	PRECHARGE	
Write (With Auto-Precharge)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start READ burst)	3a, 7
	L	H	L	L	WRITE (select column and start new WRITE burst)	3a, 7
	L	L	H	L	PRECHARGE	

NOTE:

1. This table applies when CKE_{n-1} was HIGH and CKE_n is HIGH (see Truth Table 2) and after ^tXSR has been met (if the previous state was self refresh).

2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank *n* and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.

3. Current state definitions:

> Idle: The bank has been precharged, and ^tRP has been met.

> Row Active: A row in the bank has been activated, and ^tRCD has been met. No data bursts/accesses and no register accesses are in progress.

> Read: A READ burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

> Write: A WRITE burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

NOTE: (continued)

Read with Auto Precharge Enabled: See following text

Write with Auto Precharge Enabled: See following text

3a. The Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states can each be broken into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible PRECHARGE command that still accesses all of the data in the burst. For Write with Auto Precharge, the precharge period begins when tWR ends, with tWR measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or ^{t}RP) begins.

During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, ACTIVE, PRECHARGE, READ and WRITE commands to the other bank may be applied; All other related limitations apply (e.g. contention between READ data and WRITE data must be avoided).

3b. This device supports "concurrent auto precharge". This feature allows a read with auto precharge enabled, or a write with auto precharge enabled, to be followed by any command to the other banks, as long as that command does not interrrupt the read or write data transfer, and all other related limitations apply (e.g. contention between READ data and WRITE data must be avoided.)

3c. The minimum delay from a read or write command with auto precharge enable, to a command to a different bank, is sumarized below, for both cases of "concurrent auto precharge," supported or not:

From Command	To Command (different bank)	Minimum Delay without Concurrent Auto Precharge Support	Minimum Delay with Concurrent Auto Precharge Support	Units
Write w/AP	Read or Read w/AP	1+(BL/2)+(tWR/tCK) (rounded up)	1+(BL/2)+tWTR	tCK
	Write or Write w/AP	1+(BL/2)+(tWR/tCK) (rounded up)	BL/2	tCK
	Precharge or Activate	1		tCK
Read w/AP	Read or Read w/AP	BL/2		tCK
	Write or Write w/AP	CL(rounded up) + (BL/2)		tCK
	Precharge or Activate	1		tCK

4. AUTO REFRESH and MODE REGISTER SET commands may only be issued when all banks are idle.

5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.

6. All states and sequences not shown are illegal or reserved.

7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs or WRITEs with AUTO PRECHARGE disabled.

8. Requires appropriate DM masking.

9. A WRITE command may be applied after the completion of data output.

Simplified State Diagram

PREALL = Precharge All Banks
MRS = Mode Register Set
EMRS = Extended Mode Register Set
REFS = Enter Self Refresh
REFSX = Exit Self Refresh
REFA = Auto Refresh

CKEL = Enter Power Down
CKEH = Exit Power Down
ACT = Active
Write A = Write with Autoprecharge
Read A = Read with Autoprecharge
PRE = Precharge

DC Operating Conditions & Specifications

DC Operating Conditions

Recommended operating conditions (Voltage referenced to VSS = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage	V_{DD}	2.3	2.7	V	
I/O Supply voltage	V_{DDQ}	2.3	2.7	V	
I/O Reference voltage	V_{REF}	0.49*VDDQ	0.51*VDDQ	V	1
I/O Termination voltage(system)	V_{TT}	V_{REF}-0.04	V_{REF}+0.04	V	2
Input logic high voltage	$V_{IH}(DC)$	V_{REF}+0.15	V_{DDQ}+0.3	V	
Input logic low voltage	$V_{IL}(DC)$	-0.3	V_{REF}-0.15	V	
Input Voltage Level, CK and $\overline{CK}$ inputs	$V_{IN}(DC)$	-0.3	V_{DDQ}+0.3	V	
Input Differential Voltage, CK and $\overline{CK}$ inputs	$V_{ID}(DC)$	0.3	V_{DDQ}+0.6	V	3
Input leakage current	I_I	-2	2	uA	
Output leakage current	I_{OZ}	-5	5	uA	
Output High Current (V_{OUT} = 1.95V)	I_{OH}	-16.8		mA	
Output Low Current (V_{OUT} = 0.35V)	I_{OL}	16.8		mA	

Notes: 1. V_{REF} is expected to be equal to 0.5*V_{DDQ} of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed 2% of the DC value

2. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF}, and must track variations in the DC level of V_{REF}

3. V_{ID} is the magnitude of the difference between the input level on CK and the input level on $\overline{CK}$.

IDD Max Specifications and Conditions

(0°C $\leq$ TA $\leq$ 70°C, VDD = 2.5V$\pm$ 0.2V, VDDQ = 2.5 $\pm$0.2V)

Conditions	Version					
	Symbol	-4	-5	-6	-75	Unit
Operating current - One bank Active-Precharge; tRC=tRCmin; tCK=tCKmin; DQ, DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	IDD0	100	100	80	70	mA
Operating current - One bank operation; One bank open, BL=2	IDD1	120	120	80	70	mA
Precharge power-down standby current; All banks idle; power - down mode; CKE = <VIL(max); tCK = tCKmin; Vin = Vref for DQ,DQS and DM	IDD2P	10	10	10	10	mA
Precharge Floating standby current; CS# > =VIH(min); All banks idle; CKE > = VIH(min); tCK = tCKmin; Address and other control inputs changing once per clock cycle; Vin = Vref for DQ, DQS and DM	IDD2F	50	50	45	45	mA
Precharge Quiet standby current; CS# > = VIH(min); All banks idle; CKE > = VIH(min); tCK = tCKmin; Address and other control inputs stable with keeping >= VIH(min) or =< VIL(max); Vin = Vref for DQ, DQS and DM	IDD2Q	30	30	30	30	mA
Active power - down standby current; one bank active; power-down mode; CKE =< VIL (max); tCK = tCKmin; Vin = Vref for DQ, DQS and DM	IDD3P	30	30	25	20	mA
Active standby current; CS# >= VIH(min); CKE >= VIH(min); one bank active; active - precharge ; tRC = tRASmax; tCK = tCKmin; DQ, DQS and DM inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle	IDD3N	60	60	50	40	mA
Operating current - burst read; Burst length = 2; reads; continuous burst; One bank active; address and control inputs changing once per clock cycle; tCK = tCKmin; 50% of data changing at every burst; Iout = 0 m A	IDD4R	100	100	85	80	mA
Operating current - burst write; Burst length = 2; writes; continuous burst; One bank active address and control inputs changing once per clock cycle; tCK = tCKmin; DQ, DM and DQS inputs changing twice per clock cycle, 50% of input data changing at every burst	IDD4W	100	100	85	80	mA
Auto refresh current; tRC = tRFCmin; tCK = tCKmin; burst refresh; address and control inputs changing once per clock cycle; data bus inputs are stable	IDD5	150	150	130	110	mA
Self refresh current; CKE =< 0.2V; External clock should be on; tCK = tCKmin.	IDD6	5	5	5	5	mA
Self refresh current; (Low Power)	IDD6L	2.5	2.5	2.5	2.5	mA
Operating current - Four bank operation; Four bank interleaving with BL= 4	IDD7	300	300	250	225	mA

DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7

IDD1: Operating current : One bank operation

1. Typical Case: VDD = 2.5V, T= 25 ^{o}C

2. Worst Case: VDD = 2.7V, T= 0 ^{o}C

3. Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs on NOP edge are
   changing once per clock cycle. Iout = 0mA

4. Timing patterns

   - DDR266 (133Mhz, CL= 2.5) : tCK = 7.5ns, CL= 2.5, BL= 4, tRCD = 3*tCK, tRC = 9*tCK, tRAS = 5*tCK
     Read : A0 N N R0 N P0 N N A0 N - repeat the same timing with random address changing
     50% of data changing at every burst

   - DDR333 (166Mhz, CL= 2.5) : tCK = 6ns, CL= 2, BL= 4, tRCD = 3*tCK, tRC = 10*tCK, tRAS = 7*tCK
     Read : A0 N N R0 N N N P0 N N A0 N - repeat the same timing with random address changing
     50% of data changing at every burst

   - DDR400 (200Mhz, CL= 3) : tCK = 5ns, CL= 3, BL= 4, tRCD = 3*tCK, tRC = 11*tCK, tRAS = 8*tCK
     Read : A0 N N R0 N N N N P0 N N - repeat the same timing with random address changing
     50% of data changing at every burst

   - DDR500 (250Mhz, CL= 3) : tCK = 4ns, CL= 3, BL= 4, tRCD = 3*tCK, tRC = 11*tCK, tRAS = 8*tCK
     Read : A0 N N R0 N N N N P0 N N - repeat the same timing with random address changing
     50% of data changing at every burst

   A= Activate, R= Read, W= Write, P= Precharge, N= NOP

IDD7: Operating current : Four bank operation

1. Typical Case: VDD = 2.5V, T= 25 ^{o}C

2. Worst Case: VDD = 2.7V, T= 0 ^{o}C

3. Four banks are being interleaved with tRC(min), Burst Mode, Address and Control inputs on NOP edge are
   not changing. Iout = 0mA

4. Timing patterns

   - DDR266 (133Mhz, CL= 2.5) : tCK = 7.5ns, CL= 2.5, BL= 4, tRRD = 2*tCK, tRCD = 3*tCK Read with autoprecharge
     Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing
     50% of data changing at every burst

   - DDR333 (166Mhz, CL= 2.5) : tCK = 6ns, CL= 2.5, BL= 4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge
     Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing
     50% of data changing at every burst

   - DDR400 (200Mhz, CL= 3) : tCK = 5ns, CL= 2, BL= 4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge
     Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing
     50% of data changing at every burst

   - DDR500 (250Mhz, CL= 3) : tCK = 4ns, CL= 2, BL= 4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge
     Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing
     50% of data changing at every burst

   A= Activate, R= Read, W= Write, P= Precharge, N= NOP

AC Operating Conditions & Timing Specification

AC Operating Conditions

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals	VIH(AC)	VREF + 0.31		V	1
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.	VIL(AC)		VREF - 0.31	V	2
Input Differential Voltage, CK and CK inputs	VID(AC)	0.7	VDDQ+0.6	V	3
Input Crossing Point Voltage, CK and CK inputs	VIX(AC)	0.5*VDDQ-0.2	0.5*VDDQ+0.2	V	4

Note:

1. Vih(max) = 4.2V. The overshoot voltage duration is $\leq$ 3ns at VDD.
2. Vil(min) = -1.5V. The undershoot voltage duration is $\leq$ 3ns at VSS.
3. VID is the magnitude of the difference between the input level on CK and the input on $\overline{CK}$.
4. The value of V_{IX} is expected to equal $0.5*V_{DDQ}$ of the transmitting device and must track variations in the DC level of the same.

ELECTRICAL CHARACTERISTICS AND AC TIMING - Absolute Specifications

($0°C \leq T_A \leq 70°C$; V_{DD} = 2.5V ±0.2V, V_{DDQ} = 2.5V ±0.2V)

AC CHARACTERISTICS			-4		-5		-6		-75			
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access window of DQs from CK/$\overline{CK}$		^{t}AC	-0.7	0.7	-0.7	0.7	-0.7	0.7	-0.75	0.75	ns	
CK high-level width		^{t}CH	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	^{t}CK	30
CK low-level width		^{t}CL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	^{t}CK	30
Clock cycle time	CL = 3	^{t}CK (3)	4	10	5	10	-	-	-	-	ns	52
	CL = 2.5	^{t}CK (2.5)	-	12	6	12	6	12	7.5	12	ns	52
DQ and DM input hold time relative to DQS		^{t}DH	0.40		0.40		0.45		0.5		ns	26,31
DQ and DM input setup time relative to DQS		^{t}DS	0.40		0.40		0.45		0.5		ns	26,31
AUTO Precharge write recovery + precharge time		^{t}DAL	-		-		-		-		^{t}CK	54
DQ and DM input pulse width (for each input)		^{t}DIPW	1.75		1.75		1.75		1.75		ns	31
Access window of DQS from CK/$\overline{CK}$		^{t}DQSCK	-0.55	0.55	-0.55	0.55	-0.6	0.6	-0.75	0.75	ns	
DQS input high pulse width		^{t}DQSH	0.35		0.35		0.35		0.35		^{t}CK	
DQS input low pulse width		^{t}DQSL	0.35		0.35		0.35		0.35		^{t}CK	
DQS-DQ skew, DQS to last DQ valid, per group, per access		^{t}DQSQ		0.40		0.40		0.40		0.5	ns	25,26
Write command to first DQS latching transition		^{t}DQSS	0.85	1.15	0.72	1.25	0.75	1.25	0.75	1.25	^{t}CK	
DQS falling edge to CK rising - setup time		^{t}DSS	0.3		0.2		0.2		0.2		^{t}CK	
DQS falling edge from CK rising - hold time		^{t}DSH	0.3		0.2		0.2		0.2		^{t}CK	
Half clock period		^{t}HP	^{t}CH, ^{t}CL		^{t}CH, ^{t}CL		^{t}CH, ^{t}CL		^{t}CH, ^{t}CL		ns	34
Data-out high-impedance window from CK/$\overline{CK}$		^{t}HZ	-0.7	+0.7	-0.7	+0.7	-0.7	+0.7	-0.75	+0.75	ns	18
Data-out low-impedance window from CK/$\overline{CK}$		^{t}LZ	-0.7	+0.7	-0.7	+0.7	-0.7	+0.7	-0.75	+0.75	ns	18

AC CHARACTERISTICS		-4		-5		-6		-75			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Address and control input hold time (fast slew rate)	t_{IH_F}	0.60		0.60		0.75		0.90		ns	14
Address and control input setup time (fast slew rate)	t_{IS_F}	0.60		0.60		0.75		0.90		ns	14
Address and control input hold time (slow slew rate)	t_{IH_S}	0.70		0.70		0.80		1		ns	14
Address and control input setup time (slow slew rate)	t_{IS_S}	0.70		0.70		0.80		1		ns	14
Control & Address input width (for each input)	t_{IPW}	2.2		2.2		2.2		2.2		ns	53
LOAD MODE REGISTER command cycle time	t_{MRD}	3		2		2		2		t_{CK}	
DQ-DQS hold, DQS to first DQ to go non-valid, per access	t_{QH}	t_{HP} -t_{QHS}		t_{HP} -t_{QHS}		t_{HP} -t_{QHS}		t_{HP} -t_{QHS}		ns	25, 26
Data hold skew factor	t_{QHS}		0.50		0.50		0.55		0.75	ns	
ACTIVE to PRECHARGE command	t_{RAS}	32	70,000	40	70,000	42	70,000	45	120,000	ns	35
ACTIVE to READ with Auto precharge command	t_{RAP}	12		15		18		20		ns	46
ACTIVE to ACTIVE/AUTO REFRESH command period	t_{RC}	44		55		60		65		ns	
AUTO REFRESH command period	t_{RFC}	56		70		72		75		ns	50
ACTIVE to READ or WRITE delay	t_{RCD}	12		15		18		20		ns	
PRECHARGE command period	t_{RP}	12		15		18		20		ns	
DQS read preamble	t_{RPRE}	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	t_{CK}	42
DQS read postamble	t_{RPST}	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t_{CK}	
ACTIVE bank a to ACTIVE bank b command	t_{RRD}	8		10		12		15		ns	
DQS write preamble	t_{WPRE}	0.3		0.25		0.25		0.25		t_{CK}	
DQS write preamble setup time	t_{WPRES}	0		0		0		0		ns	20, 21
DQS write postamble	t_{WPST}	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t_{CK}	19
Write recovery time	t_{WR}	12		15		15		15		ns	
Internal WRITE to READ command delay	t_{WTR}	2		2		1		1		t_{CK}	
Data valid output window	na	t_{QH} - t_{DQSQ}		t_{QH} - t_{DQSQ}		t_{QH} - t_{DQSQ}		t_{QH} - t_{DQSQ}		ns	25
Average periodic refresh interval	t_{REFI}		7.8		7.8		7.8		7.8	us	
Terminating voltage delay to VDD	t_{VTD}	0		0		0		0		ns	
Exit SELF REFRESH to non-READ command	t_{XSNR}	60		75		75		75		ns	
Exit SELF REFRESH to READ command	t_{XSRD}	200		200		200		200		t_{CK}	

SLEW RATE DERATING VALUES

(0°C $\leq$ T$_A$ $\leq$ +70°C; V$_{DD}$ = 2.5V ±0.2V, V$_{DDQ}$ = 2.5V ±0.2V)

	ADDRESS / COMMAND			
SLEW RATE	$\Delta\ ^t$IS	$\Delta\ ^t$IH	UNITS	NOTES
0.500V / ns	0	0	ps	14
0.400V / ns	+50	+50	ps	14
0.300V / ns	+100	+100	ps	14
0.200V / ns	+150	+150	ps	14

SLEW RATE DERATING VALUES

(0°C $\leq$ T$_A$ $\leq$ +70°C; V$_{DD}$ = 2.5V ±0.2V, V$_{DDQ}$ = 2.5V ±0.2V)

	Date, DQS, DM			
SLEW RATE	$\Delta\ ^t$DS	$\Delta\ ^t$DH	UNITS	NOTES
0.500V / ns	0	0	ps	31
0.400V / ns	+75	+75	ps	31
0.300V / ns	+150	+150	ps	31
0.200V / ns	+225	+225	ps	31

NOTES:

1. All voltages referenced to VSS.

2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.

3. Outputs measured with equivalent load:

4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to V$_{REF}$ (or to the crossing point for CK/$\overline{CK}$), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).

5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).

6. V$_{REF}$ is expected to equal V$_{DDQ}$/2 of the transmit-ting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value. Thus, from V$_{DDQ}$/2, V$_{REF}$ is allowed ±25mV for DC error and an additional ±25mV for AC noise.

7. VTT is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.

8. VID is the magnitude of the difference between the input level on CK and the input level on $\overline{CK}$.

9. The value of VIX is expected to equal $V_{DDQ}/2$ of the transmitting device and must track variations in the DC level of the same.

10. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at BL = 2 for -5, -6, and -75 with the outputs open.

11. Enables on-chip refresh and address counters.

12. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.

13. This parameter is sampled. V_{DD} = 2.5V ±0.2V, V_{DDQ} = 2.5V ±0.2V, V_{REF} = V_{SS}, f = 100 MHz, T A = 25°C, VOUT(DC) = $V_{DDQ}/2$, VOUT (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.

14. Command/Address input slew rate = 0.5V/ns. For -5, -6, and -75 with slew rates 1V/ns and faster, ^{t}IS and ^{t}IH are reduced to 900ps. If the slew rate is less than 0.5V/ns, timing must be derated: ^{t}IS and ^{t}IH has an additional 50ps per each 100mV/ns reduction in slew rate from the 500mV/ns. If the slew rate exceeds 4.5V/ns, functionality is uncertain.

15. The CK/$\overline{CK}$ input reference level (for timing referenced to CK/$\overline{CK}$) is the point at which CK and $\overline{CK}$ cross; the input reference level for signals other than CK/$\overline{CK}$ is V_{REF}.

16. Inputs are not recognized as valid until V_{REF} stabilizes. Exception: during the period before V_{REF} stabilizes, CKE •0.3 x V is recognized as LOW.

17. The output timing reference level, as measured at the timing reference point indicated in Note 3, is V_{TT}.

18. ^{t}HZ and ^{t}LZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).

19. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.

20. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.

21. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on $^{t}DQSS$.

22. MIN (^{t}RC or ^{t}RFC) for IDD measurements is the smallest multiple of ^{t}CK that meets the minimum absolute value for the respective parameter. ^{t}RAS (MAX) for IDD measurements is the largest multiple of ^{t}CK that meets the maximum absolute value for ^{t}RAS.

23. The refresh period 64ms. This equates to an average refresh rate of 7.8μs.

24. The I/O capacitance per DQS and DQ byte/group will not differ by more than this maximum amount for any given device.

25. The valid data window is derived by achieving other specifications - ^{t}HP ($^{t}CK/2$), $^{t}DQSQ$, and ^{t}QH (^{t}QH = ^{t}HP - ^{t}QHS). The data valid window derates directly proportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. The data valid window derating curves are provided below for duty cycles ranging between 50/50 and 45/55.

26. Referenced to each output group: x4 = DQS with DQ0-DQ3; x8 = DQS with DQ0-DQ7; x16 = LDQS with DQ0-DQ7; and UDQS with DQ8-DQ15.

27. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (^{t}RFC [MIN]) else CKE is LOW (i.e., during standby).

28. To maintain a valid level, the transitioning edge of the input must:
    a) Sustain a constant slew rate from the current AC level through to the target AC level, VIL(AC) or VIH(AC).
    b) Reach at least the target AC level.
    c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).

29. The Input capacitance per pin group will not differ by more than this maximum amount for any given device..

30. CK and $\overline{CK}$ input slew rate must be •1V/ns.

31. DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to ^{t}DS and ^{t}DH for each 100mv/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain.

32. VDD must not vary more than 4% if CKE is not active while any bank is active.

33. The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount.

34. ^{t}HP min is the lesser of ^{t}CL minimum and ^{t}CH minimum actually applied to the device CK and CK/ inputs, collectively during bank active.

35. READs and WRITEs with auto precharge are not allowed to be issued until ^{t}RAS(MIN) can be satisfied prior to the internal precharge command being issued.

36. Applies to x16 only. First DQS (LDQS or UDQS) to transition to last DQ (DQ_0-DQ_{15}) to transition valid. Initial JEDEC specifications suggested this to be same as ^{t}DQSQ.

37. Normal Output Drive Curves:
    a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure A.

    b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but no guaranteed, to lie within the inner bounding lines of the V-I curve of Figure A.

c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure B.

d)The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure B.

e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between .71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0 Volt, and at the same voltage and temperature.

f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10%, for device drain-to-source voltages from 0.1V to 1.0 Volt.

38. Reduced Output Drive Curves:
a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure C.

b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure C.

c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure D.

d)The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure D.

e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between .71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0 V, and at the same voltage.

f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10%, for device drain-to-source voltages from 0.1V to 1.0 V.

39. The voltage levels used are derived from the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.

40. VIH overshoot: VIH(MAX) = V_{DDQ}+1.5V for a pulse width •3ns and the pulse width can not be greater than 1/3 of the cycle rate. VIL undershoot: VIL(MIN) = -1.5V for a pulse width •3ns and the pulse width can not be greater than 1/3 of the cycle rate.

41. V_{DD} and V_{DDQ} must track each other.

42. Note 42 is not used.

43. Note 43 is not used.

44. During initialization, V_{DDQ}, V_{TT}, and V_{REF} must be equal to or less than V_{DD} + 0.3V. Alternatively, V_{TT} may be 1.35V maximum during power up, even if V_{DD} /V_{DDQ} are 0 volts, provided a minimum of 42 ohms of series resistance is used between the V_{TT} supply and the input pin.

45. Note 45 is not used.

46. ^{t}RAP •t RCD.

47. Note 47 is not used.

48. Random addressing changing 50% of data changing at every transfer.

49. Random addressing changing 100% of data changing at every transfer.

50. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until t_{REF} later.

51. IDD2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."

52. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles.

53. These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.

54. $^tDAL = (^tWR/^tCK) + (^tRP/^tCK)$

For each of the terms above, if not already an integer, round to the next highest integer.

For example: For DDR266B at CL= 2.5 and ^tCK = 7.5ns

$^tDAL = ((15ns/7.5ns) + (20ns/7.5ns))$ clocks = ((2)+(3)) clocks = 5 clocks

IBIS: I/V Characteristics for Input and Output Buffers

Normal strength driver

1. The nominal pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.

2. The full variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.

3. The nominal pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.

4. The Full variation in driver pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure b.

5. The full variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2

6. The Full variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDQ/2

Figure 25. I/V characteristics for input/output buffers:Pull up(above) and pull down(below)

Voltage (V)	Pulldown Current (mA)				Pullup Current (mA)			
	Typical Low	Typical High	Minimum	Maximum	Typical Low	Typical High	Minimum	Maximum
0.1	6.0	6.8	4.6	9.6	-6.1	-7.6	-4.6	-10.0
0.2	12.2	13.5	9.2	18.2	-12.2	-14.5	-9.2	-20.0
0.3	18.1	20.1	13.8	26.0	-18.1	-21.2	-13.8	-29.8
0.4	24.1	26.6	18.4	33.9	-24.0	-27.7	-18.4	-38.8
0.5	29.8	33.0	23.0	41.8	-29.8	-34.1	-23.0	-46.8
0.6	34.6	39.1	27.7	49.4	-34.3	-40.5	-27.7	-54.4
0.7	39.4	44.2	32.2	56.8	-38.1	-46.9	-32.2	-61.8
0.8	43.7	49.8	36.8	63.2	-41.1	-53.1	-36.0	-69.5
0.9	47.5	55.2	39.6	69.9	-41.8	-59.4	-38.2	-77.3
1.0	51.3	60.3	42.6	76.3	-46.0	-65.5	-38.7	-85.2
1.1	54.1	65.2	44.8	82.5	-47.8	-71.6	-39.0	-93.0
1.2	56.2	69.9	46.2	88.3	-49.2	-77.6	-39.2	-100.6
1.3	57.9	74.2	47.1	93.8	-50.0	-83.6	-39.4	-108.1
1.4	59.3	78.4	47.4	99.1	-50.5	-89.7	-39.6	-115.5
1.5	60.1	82.3	47.7	103.8	-50.7	-95.5	-39.9	-123.0
1.6	60.5	85.9	48.0	108.4	-51.0	-101.3	-40.1	-130.4
1.7	61.0	89.1	48.4	112.1	-51.1	-107.1	-40.2	-136.7
1.8	61.5	92.2	48.9	115.9	-51.3	-112.4	-40.3	-144.2
1.9	62.0	95.3	49.1	119.6	-51.5	-118.7	-40.4	-150.5
2.0	62.5	97.2	49.4	123.3	-51.6	-124.0	-40.5	-156.9
2.1	62.9	99.1	49.6	126.5	-51.8	-129.3	-40.6	-163.2
2.2	63.3	100.9	49.8	129.5	-52.0	-134.6	-40.7	-169.6
2.3	63.8	101.9	49.9	132.4	-52.2	-139.9	-40.8	-176.0
2.4	64.1	102.8	50.0	135.0	-52.3	-145.2	-40.9	-181.3
2.5	64.6	103.8	50.2	137.3	-52.5	-150.5	-41.0	-187.6
2.6	64.8	104.6	50.4	139.2	-52.7	-155.3	-41.1	-192.9
2.7	65.0	105.4	50.5	140.8	-52.8	-160.1	-41.2	-198.2

Table 17. Pull down and pull up current values

Temperature (Tambient)

|	
Typical	25°C
Minimum	0°C
Maximum	70°C

Vdd/Vddq

|	
Typical	2.5V
Minimum	2.3V
Maximum	2.7V

The above characteristics are specified under best, worst and normal process variation/conditions.

Half strength driver

1. The nominal pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.

2. The full variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.

3. The nominal pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.

4. The Full variation in driver pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure b.

5. The full variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2

6. The Full variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDQ/2

Figure 26. I/V characteristics for input/output buffers:Pull up(above) and pull down(below)

Voltage (V)	Pulldown Current (mA)				Pullup Current (mA)			
	Typical Low	Typical High	Minimum	Maximum	Typical Low	Typical High	Minimum	Maximum
0.1	3.4	3.8	2.6	5.0	-3.5	-4.3	-2.6	-5.0
0.2	6.9	7.6	5.2	9.9	-6.9	-8.2	-5.2	-9.9
0.3	10.3	11.4	7.8	14.6	-10.3	-12.0	-7.8	-14.6
0.4	13.6	15.1	10.4	19.2	-13.6	-15.7	-10.4	-19.2
0.5	16.9	18.7	13.0	23.6	-16.9	-19.3	-13.0	-23.6
0.6	19.6	22.1	15.7	28.0	-19.4	-22.9	-15.7	-28.0
0.7	22.3	25.0	18.2	32.2	-21.5	-26.5	-18.2	-32.2
0.8	24.7	28.2	20.8	35.8	-23.3	-30.1	-20.4	-35.8
0.9	26.9	31.3	22.4	39.5	-24.8	-33.6	-21.6	-39.5
1.0	29.0	34.1	24.1	43.2	-26.0	-37.1	-21.9	-43.2
1.1	30.6	36.9	25.4	46.7	-27.1	-40.3	-22.1	-46.7
1.2	31.8	39.5	26.2	50.0	-27.8	-43.1	-22.2	-50.0
1.3	32.8	42.0	26.6	53.1	-28.3	-45.8	-22.3	-53.1
1.4	33.5	44.4	26.8	56.1	-28.6	-48.4	-22.4	-56.1
1.5	34.0	46.6	27.0	58.7	-28.7	-50.7	-22.6	-58.7
1.6	34.3	48.6	27.2	61.4	-28.9	-52.9	-22.7	-61.4
1.7	34.5	50.5	27.4	63.5	-28.9	-55.0	-22.7	-63.5
1.8	34.8	52.2	27.7	65.6	-29.0	-56.8	-22.8	-65.6
1.9	35.1	53.9	27.8	67.7	-29.2	-58.7	-22.9	-67.7
2.0	35.4	55.0	28.0	69.8	-29.2	-60.0	-22.9	-69.8
2.1	35.6	56.1	28.1	71.6	-29.3	-61.2	-23.0	-71.6
2.2	35.8	57.1	28.2	73.3	-29.5	-62.4	-23.0	-73.3
2.3	36.1	57.7	28.3	74.9	-29.5	-63.1	-23.1	-74.9
2.4	36.3	58.2	28.3	76.4	-29.6	-63.8	-23.2	-76.4
2.5	36.5	58.7	28.4	77.7	-29.7	-64.4	-23.2	-77.7
2.6	36.7	59.2	28.5	78.8	-29.8	-65.1	-23.3	-78.8
2.7	36.8	59.6	28.6	79.7	-29.9	-65.8	-23.3	-79.7

Table 18. Pull down and pull up current values

Temperature (Tambient)

Typical	25°C
Minimum	0°C
Maximum	70°C

Vdd/Vddq

Typical	2.5V
Minimum	2.3V
Maximum	2.7V

The above characteristics are specified under best, worst and normal process variation/conditions

## Figure 36 - DATA INPUT (WRITE) TIMING

DON'T CARE

DI n = Data In for column n
Burst Length = 4 in the case shown
3 subsequent elements of Data In are applied in the programmed
order following DI n

Figure 37 - DATA OUTPUT (READ) TIMING

1. tDQSQ max occurs when DQS is the earliest among DQS and DQ signals to transition.
2. tDQSQ min occurs when DQS is the latest among DQS and DQ signals to transition.
3. tDQSQ nom, shown for reference, occurs when DQS transitions in the center among DQ signal transitions.

Burst Length = 4 in the case shown

Figure 38 - INITIALIZE AND MODE REGISTER SETS

* = VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up.
** = tMRD is required before any command can be applied, and 200 cycles of CK are required before a READ command can be applied.
The two Auto Refresh commands may be moved to follow the first MRS, but precede the second PRECHARGE ALL command.

Figure 39 - POWER-DOWN MODE


Enter
Power-Down
Mode

Exit
Power-Down
Mode

▨ DON'T CARE

No column accesses are allowed to be in progress at the time Power-Down is entered
* = If this command is a PRECHARGE (or if the device is already in the idle state) then the Power-Down
mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already
active) then the Power-Down mode shown is Active Power Down.

Figure 40 - AUTO REFRESH MODE

//// DON'T CARE

* = "Don't Care", if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e. must precharge all active banks)
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTO REFRESH
NOP commands are shown for ease of illustration; other valid commands may be possible at these times
DM, DQ and DQS signals are all "Don't Care"/High Z for operations shown

Figure 41 - SELF REFRESH MODE

* = Device must be in the "All banks idle" state prior to entering Self Refresh mode
** = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CLK)
    are required before a READ command can be applied.

Figure 42 - READ - WITHOUT AUTO PRECHARGE

DON'T CARE

DO *n* = Data Out from column *n*
Burst Length = 4 in the case shown
3 subsequent elements of Data Out are provided in the programmed order following DO *n*
DIS AP = Disable Autoprecharge
* = "Don't Care", if A10 is HIGH at this point
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address
NOP commands are shown for ease of illustration; other commands may be valid at these times

Figure 43 - READ - WITH AUTO PRECHARGE

DO *n* = Data Out from column *n*
Burst Length = 4 in the case shown
3 subsequent elements of Data Out are provided in the programmed order following DO *n*
DIS AP = Disable Autoprecharge
* = "Don't Care", if A10 is HIGH at this point
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address
NOP commands are shown for ease of illustration; other commands may be valid at these times

Figure 44 - BANK READ ACCESS

DO *n* = Data Out from column *n*
Burst Length = 4 in the case shown
3 subsequent elements of Data Out are provided in the programmed order following DO *n*
DIS AP = Disable Autoprecharge
* = "Don't Care", if A10 is HIGH at this point
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address
NOP commands are shown for ease of illustration; other commands may be valid at these times
Note that tRCD > tRCD MIN so that the same timing applies if Autoprecharge is enabled (in which case tRAS would be limiting)

Figure 45 - WRITE - WITHOUT AUTO PRECHARGE

DI *n* = Data In for column *n*
Burst Length = 4 in the case shown
3 subsequent elements of Data In are applied in the programmed order following DI *n*
DIS AP = Disable Autoprecharge
* = "Don't Care", if A10 is HIGH at this point
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address
NOP commands are shown for ease of illustration; other valid commands may be possible at these times

Figure 46 - WRITE - WITH AUTO PRECHARGE

DI *n* = Data In for column *n*
Burst Length = 4 in the case shown
3 subsequent elements of Data In are applied in the programmed order following DI *n*
EN AP = Enable Autoprecharge
ACT = ACTIVE, RA = Row Address, BA = Bank Address
NOP commands are shown for ease of illustration; other valid commands may be possible at these times

Figure 47 - BANK WRITE ACCESS

DI *n* = Data In for column *n*
Burst Length = 4 in the case shown
3 subsequent elements of Data In are applied in the programmed order following DI *n*
DIS AP = Disable Autoprecharge
* = "Don't Care", if A10 is HIGH at this point
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address
NOP commands are shown for ease of illustration; other valid commands may be possible at these times

Package Diagram
## 60-Ball FBGA

NOTE:
1. CONTROLLING DIMENSION : MILLIMETER.
2. REFERENCE DOCUMENT : JEDEC MO-207.

SYM.	DIMENSION (mm)			DIMENSION (inch)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.20	—	—	0.047
A1	0.30	0.35	0.40	0.012	0.014	0.016
A2	—	—	0.84	—	—	0.033
A3	0.18	0.20	0.22	0.007	0.008	0.009
A4	0.10	0.15	0.20	0.004	0.006	0.008
b	0.40	0.45	0.50	0.016	0.018	0.020
D	11.90	12.00	12.10	0.469	0.472	0.476
D1	11.00 BSC			0.433 BSC		
E	9.90	10.00	10.10	0.390	0.394	0.398
E1	6.40 BSC			0.252 BSC		
F	2.00 BSC			0.079 BSC		
G	8.40 BSC			0.331 BSC		
H	1.80 BSC			0.071 BSC		
J	1.20 BSC			0.047 BSC		
SD	0.50 BSC			0.020 BSC		
SE	1.80 BSC			0.071 BSC		
e1	1.00 BSC			0.039 BSC		
e2	0.80 BSC			0.031 BSC		

Package Diagram
66-Pin TSOP-II (400 mil)

SYM.	DIMENSION (MM)			DIMENSION (INCH)		
	MIN	NOM	MAX	MIN	NOM	MAX
A	–	–	1.20	–	–	0.047
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.22	–	0.38	0.009	–	0.015
b1	0.22	0.30	0.33	0.009	0.012	0.013
c	0.12	–	0.21	0.005	–	0.008
c1	0.10	0.127	0.16	0.004	0.005	0.006
D	22.22 BSC			0.875 BSC		
ZD	0.71 REF			0.028 REF		
E	11.76 BSC			0.463 BSC		
E1	10.16 BSC			0.400 BSC		
L	0.40	0.50	0.60	0.016	0.020	0.024
L1	0.80 REF			0.031 REF		
e	0.65 BSC			0.026 BSC		
R1	0.12	–	0.25	0.005	–	0.010
R2	0.12	–	–	0.005	–	–
θ	0°	–	8°	0°	–	8°
θ1	0°	–	–	0°	–	–
θ2	10°	15°	20°	10°	15°	20°
θ3	10°	15°	20°	10°	15°	20°

NOTE:
1. DATUM PLANE [-H-] COINCIDENT WITH BOTTOM OF LEAD, WHERE LEAD EXITS BODY.
2. TO BE DETERMINED AT SEATING PLANE [-C-].
3. DIMENSION D AND E1 ARE DETERMINED AT DATUM [-H-].
   DIMENSION D DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS. MOLD
   PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE.
   DIMENSION E1 DOES NOT INCLUDE INTERLEAD MOLD PROTRUSIONS, INTERLEAD
   MOLD PROTRUSIONS SHALL NOT EXCED 0.25mm PER SIDE.
4. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm
   AND 0.25mm FROM THE LEAD TIP.
5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.
6. CONTROLLING DIMENSION: MILLIMETER.
7. REFER TO JEDEC STD MS-024, FC.

WORLDWIDE OFFICES

Taiwan (Hsinchu) - Headquarters & Sales Office

No.19, Li Hsin Road, Hsinchu Science Park,
Hsinchu 30078, Taiwan, R.O.C.
PHONE **:** 886-3-579-8308
   FAX **:** 886-3-579-1685

Taiwan (Taipei) - Sales Office

3F, No.367, Fuxing N. Road, Songshan Dist.,
Taipei City 105, Taiwan, R.O.C.
PHONE **:** 886-2-2545-1213
   FAX **:** 886-2-2545-1209

USA (East) - Sales Office

25 Creekside Road, Hopewell Junction,
NY 12533, U.S.A.
PHONE **:** 1-845-223-1689
   FAX **:** 1-845-223-1684